2015-10-15 09:54:40 +00:00
|
|
|
CONFIG_ARM=y
|
2021-08-28 01:18:30 +00:00
|
|
|
CONFIG_SKIP_LOWLEVEL_INIT=y
|
|
|
|
CONFIG_SPL_SKIP_LOWLEVEL_INIT=y
|
2022-04-13 09:47:20 +00:00
|
|
|
CONFIG_COUNTER_FREQUENCY=12500000
|
2015-10-15 09:54:40 +00:00
|
|
|
CONFIG_TARGET_LS1021ATWR=y
|
2018-02-03 17:10:38 +00:00
|
|
|
CONFIG_SYS_TEXT_BASE=0x82000000
|
2021-11-01 12:19:22 +00:00
|
|
|
CONFIG_SYS_MALLOC_LEN=0x1020000
|
2016-09-13 05:18:41 +00:00
|
|
|
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
2016-09-13 05:18:43 +00:00
|
|
|
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
2020-08-10 19:31:07 +00:00
|
|
|
CONFIG_NR_DRAM_BANKS=1
|
2019-11-19 01:02:10 +00:00
|
|
|
CONFIG_ENV_SIZE=0x20000
|
|
|
|
CONFIG_ENV_OFFSET=0x300000
|
2021-08-19 03:12:33 +00:00
|
|
|
CONFIG_SYS_I2C_MXC_I2C1=y
|
|
|
|
CONFIG_SYS_I2C_MXC_I2C2=y
|
|
|
|
CONFIG_SYS_I2C_MXC_I2C3=y
|
2020-02-06 18:42:52 +00:00
|
|
|
CONFIG_DM_GPIO=y
|
2021-06-28 14:17:29 +00:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="ls1021a-twr-duart"
|
2020-07-06 17:54:25 +00:00
|
|
|
CONFIG_SPL_TEXT_BASE=0x10000000
|
2021-08-08 18:20:09 +00:00
|
|
|
CONFIG_SPL_MMC=y
|
2021-08-08 18:20:12 +00:00
|
|
|
CONFIG_SPL_SERIAL=y
|
2018-04-08 00:27:54 +00:00
|
|
|
CONFIG_SPL=y
|
2022-04-08 17:36:51 +00:00
|
|
|
CONFIG_SYS_LOAD_ADDR=0x82000000
|
2020-04-28 20:15:47 +00:00
|
|
|
CONFIG_AHCI=y
|
2022-06-20 12:07:44 +00:00
|
|
|
CONFIG_LAYERSCAPE_NS_ACCESS=y
|
2022-06-20 12:07:45 +00:00
|
|
|
CONFIG_PCIE1=y
|
|
|
|
CONFIG_PCIE2=y
|
2022-04-01 14:33:18 +00:00
|
|
|
CONFIG_SYS_MEMTEST_START=0x80000000
|
|
|
|
CONFIG_SYS_MEMTEST_END=0x9fffffff
|
2017-08-11 15:20:19 +00:00
|
|
|
CONFIG_DISTRO_DEFAULTS=y
|
2016-05-04 04:45:55 +00:00
|
|
|
CONFIG_FIT=y
|
|
|
|
CONFIG_FIT_VERBOSE=y
|
2016-06-07 06:31:14 +00:00
|
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
|
|
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
2021-08-25 03:11:49 +00:00
|
|
|
CONFIG_RAMBOOT_PBL=y
|
|
|
|
CONFIG_SYS_FSL_PBL_PBI="board/freescale/ls1021atwr/ls102xa_pbi.cfg"
|
|
|
|
CONFIG_SYS_FSL_PBL_RCW="board/freescale/ls1021atwr/ls102xa_rcw_sd_qspi.cfg"
|
2016-06-28 02:40:17 +00:00
|
|
|
CONFIG_SD_BOOT=y
|
2021-12-11 19:55:50 +00:00
|
|
|
CONFIG_SD_BOOT_QSPI=y
|
2016-06-07 06:31:14 +00:00
|
|
|
CONFIG_BOOTDELAY=3
|
2017-08-14 17:22:17 +00:00
|
|
|
CONFIG_USE_BOOTARGS=y
|
|
|
|
CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0"
|
2021-11-10 14:11:40 +00:00
|
|
|
CONFIG_BOOTCOMMAND="run distro_bootcmd; run qspi_bootcmd; env exists secureboot && esbc_halt"
|
2016-10-18 02:12:35 +00:00
|
|
|
CONFIG_SILENT_CONSOLE=y
|
2016-10-18 02:12:37 +00:00
|
|
|
CONFIG_SYS_CONSOLE_IS_IN_ENV=y
|
2022-04-13 13:14:57 +00:00
|
|
|
CONFIG_ARCH_MISC_INIT=y
|
2018-07-29 18:13:29 +00:00
|
|
|
CONFIG_MISC_INIT_R=y
|
2021-08-17 21:59:41 +00:00
|
|
|
CONFIG_ID_EEPROM=y
|
2022-05-16 21:20:26 +00:00
|
|
|
CONFIG_SPL_MAX_SIZE=0x1a000
|
|
|
|
CONFIG_SPL_PAD_TO=0x1c000
|
2022-05-27 14:19:45 +00:00
|
|
|
CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
|
|
|
|
CONFIG_SPL_BSS_START_ADDR=0x80100000
|
2022-05-19 19:09:22 +00:00
|
|
|
CONFIG_SPL_BSS_MAX_SIZE=0x80000
|
2020-01-22 18:38:00 +00:00
|
|
|
CONFIG_SPL_FSL_PBL=y
|
2022-05-26 17:13:21 +00:00
|
|
|
# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
|
|
|
|
CONFIG_SPL_STACK=0x1001d000
|
2022-05-27 16:48:32 +00:00
|
|
|
CONFIG_SYS_SPL_MALLOC=y
|
|
|
|
CONFIG_HAS_CUSTOM_SPL_MALLOC_START=y
|
|
|
|
CONFIG_CUSTOM_SYS_SPL_MALLOC_ADDR=0x82100000
|
2016-11-16 17:19:05 +00:00
|
|
|
CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
|
|
|
|
CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0xe8
|
2017-03-13 17:48:42 +00:00
|
|
|
CONFIG_SPL_ENV_SUPPORT=y
|
2021-07-11 03:14:36 +00:00
|
|
|
CONFIG_SPL_I2C=y
|
2021-08-08 18:20:16 +00:00
|
|
|
CONFIG_SPL_MPC8XXX_INIT_DDR=y
|
2021-07-11 03:14:28 +00:00
|
|
|
CONFIG_SPL_WATCHDOG=y
|
2022-05-11 22:01:06 +00:00
|
|
|
CONFIG_SYS_CBSIZE=256
|
2022-05-11 21:38:09 +00:00
|
|
|
CONFIG_SYS_PBSIZE=276
|
2022-06-25 23:29:46 +00:00
|
|
|
CONFIG_SYS_BOOTM_LEN=0x4000000
|
2016-04-24 21:29:26 +00:00
|
|
|
CONFIG_CMD_GREPENV=y
|
2021-08-17 21:59:45 +00:00
|
|
|
CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
|
2016-04-22 20:41:25 +00:00
|
|
|
CONFIG_CMD_MEMINFO=y
|
2017-08-14 23:58:53 +00:00
|
|
|
CONFIG_CMD_MEMTEST=y
|
2021-02-05 11:02:07 +00:00
|
|
|
CONFIG_CMD_GPIO=y
|
2021-02-15 18:34:30 +00:00
|
|
|
CONFIG_CMD_GPT=y
|
2017-08-14 23:58:53 +00:00
|
|
|
CONFIG_CMD_I2C=y
|
2016-04-24 21:29:26 +00:00
|
|
|
CONFIG_CMD_MMC=y
|
2016-04-22 20:41:25 +00:00
|
|
|
CONFIG_CMD_USB=y
|
2017-01-27 10:00:41 +00:00
|
|
|
# CONFIG_SPL_EFI_PARTITION is not set
|
2015-10-15 09:54:40 +00:00
|
|
|
CONFIG_OF_CONTROL=y
|
2020-07-03 11:48:56 +00:00
|
|
|
CONFIG_ENV_OVERWRITE=y
|
2017-08-28 11:16:32 +00:00
|
|
|
CONFIG_ENV_IS_IN_MMC=y
|
2019-11-13 03:46:36 +00:00
|
|
|
CONFIG_SYS_RELOC_GD_ENV_ADDR=y
|
2022-03-11 14:12:07 +00:00
|
|
|
CONFIG_USE_ETHPRIME=y
|
|
|
|
CONFIG_ETHPRIME="ethernet@2d10000"
|
2015-10-15 09:54:40 +00:00
|
|
|
CONFIG_DM=y
|
2022-01-31 14:49:33 +00:00
|
|
|
CONFIG_SATA=y
|
2019-01-30 11:19:40 +00:00
|
|
|
CONFIG_SATA_CEVA=y
|
2017-03-01 21:51:58 +00:00
|
|
|
CONFIG_FSL_CAAM=y
|
2021-12-11 19:55:51 +00:00
|
|
|
CONFIG_MPC8XXX_GPIO=y
|
2020-02-06 18:42:52 +00:00
|
|
|
CONFIG_DM_I2C=y
|
2021-08-19 03:12:24 +00:00
|
|
|
CONFIG_SPL_SYS_I2C_LEGACY=y
|
2021-08-19 03:12:37 +00:00
|
|
|
CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
|
2021-08-17 21:59:45 +00:00
|
|
|
CONFIG_SYS_I2C_EEPROM_ADDR=0x53
|
2018-03-28 12:38:19 +00:00
|
|
|
CONFIG_FSL_ESDHC=y
|
2019-10-03 17:50:05 +00:00
|
|
|
CONFIG_MTD=y
|
2015-11-25 13:34:54 +00:00
|
|
|
CONFIG_SPI_FLASH_ATMEL=y
|
|
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
2019-08-14 12:11:27 +00:00
|
|
|
CONFIG_PHY_ATHEROS=y
|
2020-07-16 10:09:09 +00:00
|
|
|
CONFIG_DM_MDIO=y
|
2017-08-08 02:00:34 +00:00
|
|
|
CONFIG_PHY_GIGE=y
|
2015-10-15 09:54:40 +00:00
|
|
|
CONFIG_E1000=y
|
2018-07-21 04:03:57 +00:00
|
|
|
CONFIG_MII=y
|
2018-03-28 12:38:18 +00:00
|
|
|
CONFIG_TSEC_ENET=y
|
2022-01-22 19:38:11 +00:00
|
|
|
CONFIG_NVME_PCI=y
|
2017-01-27 10:00:42 +00:00
|
|
|
CONFIG_PCI=y
|
2020-07-09 15:31:42 +00:00
|
|
|
CONFIG_PCIE_LAYERSCAPE_RC=y
|
2019-01-30 11:19:40 +00:00
|
|
|
CONFIG_DM_SCSI=y
|
2015-11-19 13:48:14 +00:00
|
|
|
CONFIG_SYS_NS16550=y
|
2018-04-15 17:51:26 +00:00
|
|
|
CONFIG_SPI=y
|
2016-09-08 20:11:59 +00:00
|
|
|
CONFIG_DM_SPI=y
|
2015-11-25 13:34:53 +00:00
|
|
|
CONFIG_FSL_DSPI=y
|
|
|
|
CONFIG_FSL_QSPI=y
|
2016-06-03 22:35:03 +00:00
|
|
|
CONFIG_USB=y
|
|
|
|
CONFIG_USB_XHCI_HCD=y
|
2016-06-03 22:35:04 +00:00
|
|
|
CONFIG_USB_XHCI_DWC3=y
|