mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-09-27 18:02:23 +00:00
2b6051541b
The PCH (Platform Controller Hub) includes an LPC (Low Pin Count) device which provides a serial port. This is accessible on Chromebooks, so enable it early in the boot process. Signed-off-by: Simon Glass <sjg@chromium.org> |
||
---|---|---|
.. | ||
car.S | ||
cpu.c | ||
Kconfig | ||
lpc.c | ||
Makefile | ||
pci.c | ||
sdram.c |