Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-12-23 11:33:32 +00:00
Code Issues Projects Releases Packages Wiki Activity
u-boot/arch/riscv/cpu
History
Samuel Holland 3b00fab616 riscv: Align the trap handler to 64 bytes 
This is required on CPUs which always operate in CLIC mode, such as the
T-HEAD E906 and E907. Per the CLIC specification: "In this mode, the
trap vector base address held in mtvec is constrained to be aligned on a
64-byte or larger power-of-two boundary."

Reported-by: Madushan Nishantha <jlmadushan@gmail.com>
Signed-off-by: Samuel Holland <samuel@sholland.org>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
2023-11-02 15:15:46 +08:00
..
andesv5 riscv: Remove common.h usage 2023-10-24 16:34:45 -04:00
fu540 riscv: Remove common.h usage 2023-10-24 16:34:45 -04:00
fu740 riscv: Remove common.h usage 2023-10-24 16:34:45 -04:00
generic riscv: Remove common.h usage 2023-10-24 16:34:45 -04:00
jh7110 riscv: Remove common.h usage 2023-10-24 16:34:45 -04:00
cpu.c riscv: Remove common.h usage 2023-10-24 16:34:45 -04:00
Makefile riscv: Move trap handler codes to mtrap.S 2018-12-18 09:56:27 +08:00
mtrap.S riscv: Align the trap handler to 64 bytes 2023-11-02 15:15:46 +08:00
start.S riscv: Remove common.h usage 2023-10-24 16:34:45 -04:00
u-boot-spl.lds riscv: Update alignment for some sections in linker scripts 2023-04-20 20:45:08 +08:00
u-boot.lds riscv: Fix alignment of RELA sections in the linker scripts 2023-06-27 10:09:51 +08:00