2006-09-07 09:51:23 +00:00
|
|
|
/*
|
2008-03-07 07:01:43 +00:00
|
|
|
* (C) Copyright 2006-2008
|
2006-09-07 09:51:23 +00:00
|
|
|
* Stefan Roese, DENX Software Engineering, sr@denx.de.
|
|
|
|
|
*
|
|
|
|
|
* (C) Copyright 2006
|
|
|
|
|
* Jacqueline Pira-Ferriol, AMCC/IBM, jpira-ferriol@fr.ibm.com
|
|
|
|
|
* Alain Saurel, AMCC/IBM, alain.saurel@fr.ibm.com
|
|
|
|
|
*
|
2013-07-08 07:37:19 +00:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2006-09-07 09:51:23 +00:00
|
|
|
*/
|
|
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
/*
|
2007-01-30 16:06:10 +00:00
|
|
|
* sequoia.h - configuration for Sequoia & Rainier boards
|
2008-01-19 02:49:05 +00:00
|
|
|
*/
|
2006-09-07 09:51:23 +00:00
|
|
|
#ifndef __CONFIG_H
|
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
/*
|
2006-09-07 09:51:23 +00:00
|
|
|
* High Level Configuration Options
|
2008-01-19 02:49:05 +00:00
|
|
|
*/
|
2007-01-30 16:06:10 +00:00
|
|
|
/* This config file is used for Sequoia (440EPx) and Rainier (440GRx) */
|
2006-09-13 11:51:58 +00:00
|
|
|
#ifndef CONFIG_RAINIER
|
2008-01-19 02:49:05 +00:00
|
|
|
#define CONFIG_440EPX 1 /* Specific PPC440EPx */
|
2008-06-06 13:55:21 +00:00
|
|
|
#define CONFIG_HOSTNAME sequoia
|
2006-09-13 11:51:58 +00:00
|
|
|
#else
|
2008-01-19 02:49:05 +00:00
|
|
|
#define CONFIG_440GRX 1 /* Specific PPC440GRx */
|
2008-06-06 13:55:21 +00:00
|
|
|
#define CONFIG_HOSTNAME rainier
|
2006-09-13 11:51:58 +00:00
|
|
|
#endif
|
2008-01-19 02:49:05 +00:00
|
|
|
#define CONFIG_440 1 /* ... PPC440 family */
|
2008-06-06 13:55:21 +00:00
|
|
|
|
2010-10-06 07:05:45 +00:00
|
|
|
#ifndef CONFIG_SYS_TEXT_BASE
|
|
|
|
|
#define CONFIG_SYS_TEXT_BASE 0xFFF80000
|
|
|
|
|
#endif
|
|
|
|
|
|
2008-06-06 13:55:21 +00:00
|
|
|
/*
|
|
|
|
|
* Include common defines/options for all AMCC eval boards
|
|
|
|
|
*/
|
|
|
|
|
#include "amcc-common.h"
|
|
|
|
|
|
2007-05-05 06:32:14 +00:00
|
|
|
/* Detect Sequoia PLL input clock automatically via CPLD bit */
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_CLK_FREQ ((in8(CONFIG_SYS_BCSR_BASE + 3) & 0x80) ? \
|
2007-05-07 17:42:49 +00:00
|
|
|
33333333 : 33000000)
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-02-21 11:52:29 +00:00
|
|
|
/*
|
|
|
|
|
* Define this if you want support for video console with radeon 9200 pci card
|
2010-10-07 19:51:12 +00:00
|
|
|
* Also set CONFIG_SYS_TEXT_BASE to 0xFFF80000 in board/amcc/sequoia/config.mk in this case
|
2008-02-21 11:52:29 +00:00
|
|
|
*/
|
|
|
|
|
#undef CONFIG_VIDEO
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_VIDEO
|
2007-10-31 16:57:52 +00:00
|
|
|
/*
|
|
|
|
|
* 44x dcache supported is working now on sequoia, but we don't enable
|
|
|
|
|
* it yet since it needs further testing
|
|
|
|
|
*/
|
2008-01-19 02:49:05 +00:00
|
|
|
#define CONFIG_4xx_DCACHE /* enable dcache */
|
2007-10-31 16:57:52 +00:00
|
|
|
#endif
|
|
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
|
|
|
|
|
#define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
/*
|
|
|
|
|
* Base addresses -- Note these are effective addresses where the actual
|
|
|
|
|
* resources get mapped (not physical addresses).
|
|
|
|
|
*/
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_TLB_FOR_BOOT_FLASH 0x0003
|
|
|
|
|
#define CONFIG_SYS_BOOT_BASE_ADDR 0xf0000000
|
|
|
|
|
#define CONFIG_SYS_FLASH_BASE 0xfc000000 /* start of FLASH */
|
|
|
|
|
#define CONFIG_SYS_NAND_ADDR 0xd0000000 /* NAND Flash */
|
|
|
|
|
#define CONFIG_SYS_OCM_BASE 0xe0010000 /* ocm */
|
|
|
|
|
#define CONFIG_SYS_OCM_DATA_ADDR CONFIG_SYS_OCM_BASE
|
|
|
|
|
#define CONFIG_SYS_PCI_BASE 0xe0000000 /* Internal PCI regs */
|
|
|
|
|
#define CONFIG_SYS_PCI_MEMBASE 0x80000000 /* mapped pci memory */
|
|
|
|
|
#define CONFIG_SYS_PCI_MEMBASE1 CONFIG_SYS_PCI_MEMBASE + 0x10000000
|
|
|
|
|
#define CONFIG_SYS_PCI_MEMBASE2 CONFIG_SYS_PCI_MEMBASE1 + 0x10000000
|
|
|
|
|
#define CONFIG_SYS_PCI_MEMBASE3 CONFIG_SYS_PCI_MEMBASE2 + 0x10000000
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_USB2D0_BASE 0xe0000100
|
|
|
|
|
#define CONFIG_SYS_USB_DEVICE 0xe0000000
|
|
|
|
|
#define CONFIG_SYS_USB_HOST 0xe0000400
|
|
|
|
|
#define CONFIG_SYS_BCSR_BASE 0xc0000000
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
/*
|
2006-09-07 09:51:23 +00:00
|
|
|
* Initial RAM & stack pointer
|
2008-01-19 02:49:05 +00:00
|
|
|
*/
|
2006-09-07 09:51:23 +00:00
|
|
|
/* 440EPx/440GRx have 16KB of internal SRAM, so no need for D-Cache */
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_BASE /* OCM */
|
2010-10-26 11:32:32 +00:00
|
|
|
#define CONFIG_SYS_INIT_RAM_SIZE (4 << 10)
|
2010-10-26 12:34:52 +00:00
|
|
|
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
2010-09-20 06:51:53 +00:00
|
|
|
#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET - 0x4)
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
/*
|
2006-09-07 09:51:23 +00:00
|
|
|
* Serial Port
|
2008-01-19 02:49:05 +00:00
|
|
|
*/
|
2010-09-20 14:05:31 +00:00
|
|
|
#define CONFIG_CONS_INDEX 1 /* Use UART0 */
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_EXT_SERIAL_CLOCK 11059200 /* ext. 11.059MHz clk */
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
/*
|
2006-09-07 09:51:23 +00:00
|
|
|
* Environment
|
2008-01-19 02:49:05 +00:00
|
|
|
*/
|
2014-03-04 14:34:35 +00:00
|
|
|
#if defined(CONFIG_SYS_RAMBOOT)
|
2009-05-11 11:46:14 +00:00
|
|
|
#define CONFIG_ENV_IS_NOWHERE /* Store env in memory only */
|
|
|
|
|
#define CONFIG_ENV_SIZE (8 << 10)
|
2006-09-07 09:51:23 +00:00
|
|
|
#else
|
2009-05-11 11:46:14 +00:00
|
|
|
#define CONFIG_ENV_IS_IN_FLASH /* use FLASH for environ vars */
|
2006-09-07 09:51:23 +00:00
|
|
|
#endif
|
|
|
|
|
|
2009-05-11 11:46:14 +00:00
|
|
|
#if defined(CONFIG_CMD_FLASH)
|
2008-01-19 02:49:05 +00:00
|
|
|
/*
|
2006-09-07 09:51:23 +00:00
|
|
|
* FLASH related
|
2008-01-19 02:49:05 +00:00
|
|
|
*/
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
|
2008-08-12 23:40:42 +00:00
|
|
|
#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
|
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
|
|
|
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
|
|
|
|
|
#define CONFIG_SYS_FLASH_PROTECTION 1 /* use hardware flash protection */
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
|
|
|
|
|
#define CONFIG_SYS_FLASH_QUIET_TEST 1 /* don't warn upon unknown flash */
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-09-10 20:48:04 +00:00
|
|
|
#ifdef CONFIG_ENV_IS_IN_FLASH
|
2008-09-10 20:48:06 +00:00
|
|
|
#define CONFIG_ENV_SECT_SIZE 0x20000 /* size of one complete sector */
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_ENV_ADDR ((-CONFIG_SYS_MONITOR_LEN)-CONFIG_ENV_SECT_SIZE)
|
2008-09-10 20:48:06 +00:00
|
|
|
#define CONFIG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */
|
2006-09-07 09:51:23 +00:00
|
|
|
|
|
|
|
|
/* Address and size of Redundant Environment Sector */
|
2008-09-10 20:48:06 +00:00
|
|
|
#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
|
|
|
|
|
#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
|
2006-09-07 09:51:23 +00:00
|
|
|
#endif
|
2009-05-11 11:46:14 +00:00
|
|
|
#endif /* CONFIG_CMD_FLASH */
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
/*
|
2006-09-07 09:51:23 +00:00
|
|
|
* DDR SDRAM
|
2008-01-19 02:49:05 +00:00
|
|
|
*/
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_MBYTES_SDRAM (256) /* 256MB */
|
2014-03-04 14:34:35 +00:00
|
|
|
#if !defined(CONFIG_SYS_RAMBOOT)
|
2008-01-19 02:49:05 +00:00
|
|
|
#define CONFIG_DDR_DATA_EYE /* use DDR2 optimization */
|
2007-01-05 09:38:05 +00:00
|
|
|
#endif
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_MEM_TOP_HIDE (4 << 10) /* don't use last 4kbytes */
|
ppc: Add CFG_MEM_TOP_HIDE option to hide memory area that doesn't get "touched"
If CFG_MEM_TOP_HIDE is defined in the board config header, this specified
memory area will get subtracted from the top (end) of ram and won't get
"touched" at all by U-Boot. By fixing up gd->ram_size the Linux kernel
should gets passed the now "corrected" memory size and won't touch it
either. This should work for arch/ppc and arch/powerpc. Only Linux board
ports in arch/powerpc with bootwrapper support, which recalculate the
memory size from the SDRAM controller setup, will have to get fixed
in Linux additionally.
This patch enables this config option on some PPC440EPx boards as a workaround
for the CHIP 11 errata. Here the description from the AMCC documentation:
CHIP_11: End of memory range area restricted access.
Category: 3
Overview:
The 440EPx DDR controller does not acknowledge any
transaction which is determined to be crossing over the
end-of-memory-range boundary, even if the starting address is
within valid memory space. Any such transaction from any PLB4
master will result in a PLB time-out on PLB4 bus.
Impact:
In case of such misaligned bursts, PLB4 masters will not
retrieve any data at all, just the available data up to the
end of memory, especially the 440 CPU. For example, if a CPU
instruction required an operand located in memory within the
last 7 words of memory, the DCU master would burst read 8
words to update the data cache and cross over the
end-of-memory-range boundary. Such a DCU read would not be
answered by the DDR controller, resulting in a PLB4 time-out
and ultimately in a Machine Check interrupt. The data would
be inaccessible to the CPU.
Workaround:
Forbid any application to access the last 256 bytes of DDR
memory. For example, make your operating system believe that
the last 256 bytes of DDR memory are absent. AMCC has a patch
that does this, available for Linux.
This patch sets CFG_MEM_TOP_HIDE for the following 440EPx boards:
lwmon5, korat, sequoia
The other remaining 440EPx board were intentionally not included
since it is not clear to me, if they use the end of ram for some
other purpose. This is unclear, since these boards have CONFIG_PRAM
defined and even comments like this:
PMC440.h:
/* esd expects pram at end of physical memory.
* So no logbuffer at the moment.
*/
It is strongly recommended to not use the last 256 bytes on those
boards too. Patches from the board maintainers are welcome.
Signed-off-by: Stefan Roese <sr@denx.de>
2008-03-26 09:14:11 +00:00
|
|
|
/* 440EPx errata CHIP 11 */
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
/*
|
2006-09-07 09:51:23 +00:00
|
|
|
* I2C
|
2008-01-19 02:49:05 +00:00
|
|
|
*/
|
2013-04-25 02:40:01 +00:00
|
|
|
#define CONFIG_SYS_I2C_PPC4XX_SPEED_0 400000
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_I2C_MULTI_EEPROMS
|
|
|
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR (0xa8>>1)
|
|
|
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
|
|
|
|
|
#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
|
|
|
|
|
#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2009-10-19 14:19:36 +00:00
|
|
|
/* I2C bootstrap EEPROM */
|
|
|
|
|
#define CONFIG_4xx_CONFIG_I2C_EEPROM_ADDR 0x52
|
|
|
|
|
#define CONFIG_4xx_CONFIG_I2C_EEPROM_OFFSET 0
|
|
|
|
|
#define CONFIG_4xx_CONFIG_BLOCKSIZE 16
|
|
|
|
|
|
2006-09-07 09:51:23 +00:00
|
|
|
/* I2C SYSMON (LM75, AD7414 is almost compatible) */
|
2008-01-19 02:49:05 +00:00
|
|
|
#define CONFIG_DTT_LM75 1 /* ON Semi's LM75 */
|
|
|
|
|
#define CONFIG_DTT_AD7414 1 /* use AD7414 */
|
|
|
|
|
#define CONFIG_DTT_SENSORS {0} /* Sensor addresses */
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_DTT_MAX_TEMP 70
|
|
|
|
|
#define CONFIG_SYS_DTT_LOW_TEMP -30
|
|
|
|
|
#define CONFIG_SYS_DTT_HYSTERESIS 3
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-06-06 13:55:21 +00:00
|
|
|
/*
|
|
|
|
|
* Default environment variables
|
|
|
|
|
*/
|
2006-09-07 09:51:23 +00:00
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
2008-06-06 13:55:21 +00:00
|
|
|
CONFIG_AMCC_DEF_ENV \
|
|
|
|
|
CONFIG_AMCC_DEF_ENV_POWERPC \
|
|
|
|
|
CONFIG_AMCC_DEF_ENV_PPC_OLD \
|
|
|
|
|
CONFIG_AMCC_DEF_ENV_NOR_UPD \
|
2006-11-20 19:39:52 +00:00
|
|
|
"kernel_addr=FC000000\0" \
|
|
|
|
|
"ramdisk_addr=FC180000\0" \
|
2006-09-07 09:51:23 +00:00
|
|
|
""
|
|
|
|
|
|
|
|
|
|
#define CONFIG_M88E1111_PHY 1
|
|
|
|
|
#define CONFIG_IBM_EMAC4_V4 1
|
|
|
|
|
#define CONFIG_PHY_ADDR 0 /* PHY address, See schematics */
|
|
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
#define CONFIG_PHY_RESET 1 /* reset phy upon startup */
|
2006-09-07 09:51:23 +00:00
|
|
|
#define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */
|
|
|
|
|
|
|
|
|
|
#define CONFIG_HAS_ETH0
|
|
|
|
|
#define CONFIG_HAS_ETH1 1 /* add support for "eth1addr" */
|
|
|
|
|
#define CONFIG_PHY1_ADDR 1
|
|
|
|
|
|
|
|
|
|
/* USB */
|
2006-09-13 11:51:58 +00:00
|
|
|
#ifdef CONFIG_440EPX
|
2010-01-06 21:34:06 +00:00
|
|
|
|
|
|
|
|
#undef CONFIG_USB_EHCI /* OHCI by default */
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_USB_EHCI
|
|
|
|
|
#define CONFIG_USB_EHCI_PPC4XX
|
|
|
|
|
#define CONFIG_SYS_PPC4XX_USB_ADDR 0xe0000300
|
|
|
|
|
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
|
|
|
|
|
#define CONFIG_EHCI_MMIO_BIG_ENDIAN
|
|
|
|
|
#define CONFIG_EHCI_DESC_BIG_ENDIAN
|
|
|
|
|
#else /* CONFIG_USB_EHCI */
|
2007-11-09 14:37:53 +00:00
|
|
|
#define CONFIG_USB_OHCI_NEW
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_OHCI_BE_CONTROLLER
|
2007-11-09 14:37:53 +00:00
|
|
|
|
2008-10-16 13:01:15 +00:00
|
|
|
#undef CONFIG_SYS_USB_OHCI_BOARD_INIT
|
|
|
|
|
#define CONFIG_SYS_USB_OHCI_CPU_INIT 1
|
|
|
|
|
#define CONFIG_SYS_USB_OHCI_REGS_BASE CONFIG_SYS_USB_HOST
|
|
|
|
|
#define CONFIG_SYS_USB_OHCI_SLOT_NAME "ppc440"
|
|
|
|
|
#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
|
2010-01-06 21:34:06 +00:00
|
|
|
#endif
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2010-01-06 21:34:06 +00:00
|
|
|
#define CONFIG_USB_STORAGE
|
2006-09-07 09:51:23 +00:00
|
|
|
/* Comment this out to enable USB 1.1 device */
|
|
|
|
|
#define USB_2_0_DEVICE
|
|
|
|
|
|
2006-09-13 11:51:58 +00:00
|
|
|
#endif /* CONFIG_440EPX */
|
|
|
|
|
|
2006-09-07 09:51:23 +00:00
|
|
|
/* Partitions */
|
|
|
|
|
#define CONFIG_MAC_PARTITION
|
|
|
|
|
#define CONFIG_DOS_PARTITION
|
|
|
|
|
#define CONFIG_ISO_PARTITION
|
|
|
|
|
|
2007-07-10 15:12:10 +00:00
|
|
|
/*
|
2008-06-06 13:55:21 +00:00
|
|
|
* Commands additional to the ones defined in amcc-common.h
|
2007-07-10 15:12:10 +00:00
|
|
|
*/
|
2009-10-19 14:19:36 +00:00
|
|
|
#define CONFIG_CMD_CHIP_CONFIG
|
2007-07-05 03:33:30 +00:00
|
|
|
#define CONFIG_CMD_DTT
|
|
|
|
|
#define CONFIG_CMD_FAT
|
|
|
|
|
#define CONFIG_CMD_NAND
|
|
|
|
|
#define CONFIG_CMD_PCI
|
|
|
|
|
#define CONFIG_CMD_SDRAM
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_440EPX
|
|
|
|
|
#define CONFIG_CMD_USB
|
|
|
|
|
#endif
|
|
|
|
|
|
2007-08-16 08:18:33 +00:00
|
|
|
#ifndef CONFIG_RAINIER
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_POST_FPU_ON CONFIG_SYS_POST_FPU
|
2007-08-16 08:18:33 +00:00
|
|
|
#else
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_POST_FPU_ON 0
|
2007-08-16 08:18:33 +00:00
|
|
|
#endif
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2009-04-15 12:06:26 +00:00
|
|
|
/*
|
|
|
|
|
* Don't run the memory POST on the NAND-booting version. It will
|
|
|
|
|
* overwrite part of the U-Boot image which is already loaded from NAND
|
|
|
|
|
* to SDRAM.
|
|
|
|
|
*/
|
2014-03-04 14:34:35 +00:00
|
|
|
#if defined(CONFIG_SYS_RAMBOOT)
|
2009-04-15 12:06:26 +00:00
|
|
|
#define CONFIG_SYS_POST_MEMORY_ON 0
|
|
|
|
|
#else
|
|
|
|
|
#define CONFIG_SYS_POST_MEMORY_ON CONFIG_SYS_POST_MEMORY
|
|
|
|
|
#endif
|
|
|
|
|
|
2007-03-28 15:06:19 +00:00
|
|
|
/* POST support */
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_POST (CONFIG_SYS_POST_CACHE | \
|
|
|
|
|
CONFIG_SYS_POST_CPU | \
|
|
|
|
|
CONFIG_SYS_POST_ETHER | \
|
2009-04-15 12:06:26 +00:00
|
|
|
CONFIG_SYS_POST_FPU_ON | \
|
2008-10-16 13:01:15 +00:00
|
|
|
CONFIG_SYS_POST_I2C | \
|
2009-04-15 12:06:26 +00:00
|
|
|
CONFIG_SYS_POST_MEMORY_ON | \
|
2008-10-16 13:01:15 +00:00
|
|
|
CONFIG_SYS_POST_SPR | \
|
|
|
|
|
CONFIG_SYS_POST_UART)
|
|
|
|
|
|
2007-03-28 15:06:19 +00:00
|
|
|
#define CONFIG_LOGBUFFER
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_POST_CACHE_ADDR 0x7fff0000 /* free virtual address */
|
2007-03-28 15:06:19 +00:00
|
|
|
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_CONSOLE_IS_IN_ENV /* Otherwise it catches logbuffer as output */
|
2007-03-28 15:06:19 +00:00
|
|
|
|
2006-09-07 09:51:23 +00:00
|
|
|
#define CONFIG_SUPPORT_VFAT
|
|
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
/*
|
2006-09-07 09:51:23 +00:00
|
|
|
* PCI stuff
|
2008-01-19 02:49:05 +00:00
|
|
|
*/
|
2006-09-07 09:51:23 +00:00
|
|
|
/* General PCI */
|
2008-01-19 02:49:05 +00:00
|
|
|
#define CONFIG_PCI /* include pci support */
|
2013-05-30 07:06:12 +00:00
|
|
|
#define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */
|
2008-01-19 02:49:05 +00:00
|
|
|
#define CONFIG_PCI_PNP /* do pci plug-and-play */
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_PCI_CACHE_LINE_SIZE 0 /* to avoid problems with PNP */
|
2008-01-19 02:49:05 +00:00
|
|
|
#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_PCI_TARGBASE 0x80000000 /* PCIaddr mapped to */
|
|
|
|
|
/* CONFIG_SYS_PCI_MEMBASE */
|
2006-09-07 09:51:23 +00:00
|
|
|
/* Board-specific PCI */
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_PCI_TARGET_INIT
|
|
|
|
|
#define CONFIG_SYS_PCI_MASTER_INIT
|
2009-11-12 15:41:09 +00:00
|
|
|
#define CONFIG_SYS_PCI_BOARD_FIXUP_IRQ
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x10e8 /* AMCC */
|
|
|
|
|
#define CONFIG_SYS_PCI_SUBSYS_ID 0xcafe /* Whatever */
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
/*
|
2006-09-07 09:51:23 +00:00
|
|
|
* External Bus Controller (EBC) Setup
|
2008-01-19 02:49:05 +00:00
|
|
|
*/
|
2006-09-07 09:51:23 +00:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* On Sequoia CS0 and CS3 are switched when configuring for NAND booting
|
|
|
|
|
*/
|
2014-03-04 14:34:35 +00:00
|
|
|
#if !defined(CONFIG_SYS_RAMBOOT)
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_NAND_CS 3 /* NAND chip connected to CSx */
|
2008-01-19 02:49:05 +00:00
|
|
|
/* Memory Bank 0 (NOR-FLASH) initialization */
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_EBC_PB0AP 0x03017200
|
|
|
|
|
#define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_FLASH_BASE | 0xda000)
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
/* Memory Bank 3 (NAND-FLASH) initialization */
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_EBC_PB3AP 0x018003c0
|
|
|
|
|
#define CONFIG_SYS_EBC_PB3CR (CONFIG_SYS_NAND_ADDR | 0x1c000)
|
2006-09-07 09:51:23 +00:00
|
|
|
#else
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_NAND_CS 0 /* NAND chip connected to CSx */
|
2008-01-19 02:49:05 +00:00
|
|
|
/* Memory Bank 3 (NOR-FLASH) initialization */
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_EBC_PB3AP 0x03017200
|
|
|
|
|
#define CONFIG_SYS_EBC_PB3CR (CONFIG_SYS_FLASH_BASE | 0xda000)
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
/* Memory Bank 0 (NAND-FLASH) initialization */
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_EBC_PB0AP 0x018003c0
|
|
|
|
|
#define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_NAND_ADDR | 0x1c000)
|
2006-09-07 09:51:23 +00:00
|
|
|
#endif
|
|
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
/* Memory Bank 2 (CPLD) initialization */
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_EBC_PB2AP 0x24814580
|
|
|
|
|
#define CONFIG_SYS_EBC_PB2CR (CONFIG_SYS_BCSR_BASE | 0x38000)
|
2006-09-07 09:51:23 +00:00
|
|
|
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_BCSR5_PCI66EN 0x80
|
2007-10-15 09:29:33 +00:00
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
/*
|
2006-10-20 12:28:52 +00:00
|
|
|
* NAND FLASH
|
2008-01-19 02:49:05 +00:00
|
|
|
*/
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
|
|
|
#define CONFIG_SYS_NAND_BASE (CONFIG_SYS_NAND_ADDR + CONFIG_SYS_NAND_CS)
|
|
|
|
|
#define CONFIG_SYS_NAND_SELECT_DEVICE 1 /* nand driver supports mutipl. chips */
|
2006-10-20 12:28:52 +00:00
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
/*
|
2008-01-04 07:11:56 +00:00
|
|
|
* PPC440 GPIO Configuration
|
|
|
|
|
*/
|
|
|
|
|
/* test-only: take GPIO init from pcs440ep ???? in config file */
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_4xx_GPIO_TABLE { /* Out GPIO Alternate1 Alternate2 Alternate3 */ \
|
2008-01-04 07:11:56 +00:00
|
|
|
{ \
|
|
|
|
|
/* GPIO Core 0 */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO0 EBC_ADDR(7) DMA_REQ(2) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO1 EBC_ADDR(6) DMA_ACK(2) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO2 EBC_ADDR(5) DMA_EOT/TC(2) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO3 EBC_ADDR(4) DMA_REQ(3) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO4 EBC_ADDR(3) DMA_ACK(3) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO5 EBC_ADDR(2) DMA_EOT/TC(3) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO6 EBC_CS_N(1) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO7 EBC_CS_N(2) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO8 EBC_CS_N(3) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO9 EBC_CS_N(4) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO10 EBC_CS_N(5) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO11 EBC_BUS_ERR */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO12 */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO13 */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO14 */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO15 */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO16 GMCTxD(4) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO17 GMCTxD(5) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO18 GMCTxD(6) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO19 GMCTxD(7) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO20 RejectPkt0 */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO21 RejectPkt1 */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO22 */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO23 SCPD0 */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO24 GMCTxD(2) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO25 GMCTxD(3) */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO26 */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_IN , GPIO_ALT2, GPIO_OUT_0}, /* GPIO27 EXT_EBC_REQ USB2D_RXERROR */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, /* GPIO28 USB2D_TXVALID */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, /* GPIO29 EBC_EXT_HDLA USB2D_PAD_SUSPNDM */ \
|
|
|
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, /* GPIO30 EBC_EXT_ACK USB2D_XCVRSELECT*/ \
|
|
|
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, /* GPIO31 EBC_EXR_BUSREQ USB2D_TERMSELECT*/ \
|
|
|
|
|
}, \
|
|
|
|
|
{ \
|
|
|
|
|
/* GPIO Core 1 */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO32 USB2D_OPMODE0 EBC_DATA(2) */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO33 USB2D_OPMODE1 EBC_DATA(3) */ \
|
2008-08-06 19:42:52 +00:00
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_ALT2, GPIO_OUT_0}, /* GPIO34 UART0_8PIN_DCD_N UART1_DSR_CTS_N UART2_SOUT*/ \
|
|
|
|
|
{GPIO1_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, /* GPIO35 UART0_8PIN_DSR_N UART1_RTS_DTR_N UART2_SIN*/ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO36 UART0_CTS_N EBC_DATA(0) UART3_SIN*/ \
|
|
|
|
|
{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO37 UART0_RTS_N EBC_DATA(1) UART3_SOUT*/ \
|
|
|
|
|
{GPIO1_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, /* GPIO38 UART0_8PIN_DTR_N UART1_SOUT */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_ALT2, GPIO_OUT_0}, /* GPIO39 UART0_8PIN_RI_N UART1_SIN */ \
|
2008-01-04 07:11:56 +00:00
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO40 UIC_IRQ(0) */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO41 UIC_IRQ(1) */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO42 UIC_IRQ(2) */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO43 UIC_IRQ(3) */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO44 UIC_IRQ(4) DMA_ACK(1) */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO45 UIC_IRQ(6) DMA_EOT/TC(1) */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO46 UIC_IRQ(7) DMA_REQ(0) */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO47 UIC_IRQ(8) DMA_ACK(0) */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO48 UIC_IRQ(9) DMA_EOT/TC(0) */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO49 Unselect via TraceSelect Bit */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO50 Unselect via TraceSelect Bit */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO51 Unselect via TraceSelect Bit */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO52 Unselect via TraceSelect Bit */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO53 Unselect via TraceSelect Bit */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO54 Unselect via TraceSelect Bit */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO55 Unselect via TraceSelect Bit */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO56 Unselect via TraceSelect Bit */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO57 Unselect via TraceSelect Bit */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO58 Unselect via TraceSelect Bit */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO59 Unselect via TraceSelect Bit */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO60 Unselect via TraceSelect Bit */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO61 Unselect via TraceSelect Bit */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO62 Unselect via TraceSelect Bit */ \
|
|
|
|
|
{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO63 Unselect via TraceSelect Bit */ \
|
|
|
|
|
} \
|
|
|
|
|
}
|
|
|
|
|
|
2008-02-21 11:52:29 +00:00
|
|
|
#ifdef CONFIG_VIDEO
|
|
|
|
|
#define CONFIG_BIOSEMU /* x86 bios emulator for vga bios */
|
|
|
|
|
#define CONFIG_ATI_RADEON_FB /* use radeon framebuffer driver */
|
|
|
|
|
#define VIDEO_IO_OFFSET 0xe8000000
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_ISA_IO_BASE_ADDRESS VIDEO_IO_OFFSET
|
2008-02-21 11:52:29 +00:00
|
|
|
#define CONFIG_VIDEO_SW_CURSOR
|
|
|
|
|
#define CONFIG_VIDEO_LOGO
|
|
|
|
|
#define CONFIG_CFB_CONSOLE
|
|
|
|
|
#define CONFIG_SPLASH_SCREEN
|
|
|
|
|
#define CONFIG_VGA_AS_SINGLE_DEVICE
|
|
|
|
|
#define CONFIG_CMD_BMP
|
|
|
|
|
#endif
|
|
|
|
|
|
2008-01-19 02:49:05 +00:00
|
|
|
#endif /* __CONFIG_H */
|
