2018-05-06 17:58:06 -04:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2013-11-21 17:07:46 +09:00
|
|
|
/*
|
|
|
|
* include/configs/koelsch.h
|
|
|
|
*
|
|
|
|
* Copyright (C) 2013 Renesas Electronics Corporation
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __KOELSCH_H
|
|
|
|
#define __KOELSCH_H
|
|
|
|
|
2014-11-10 14:34:07 +09:00
|
|
|
#include "rcar-gen2-common.h"
|
2014-03-31 15:22:31 +09:00
|
|
|
|
2018-04-17 14:13:11 +02:00
|
|
|
#define STACK_AREA_SIZE 0x00100000
|
|
|
|
#define LOW_LEVEL_MERAM_STACK \
|
2022-05-25 12:16:03 -04:00
|
|
|
(SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
|
2013-11-21 17:07:46 +09:00
|
|
|
|
|
|
|
/* MEMORY */
|
2014-11-10 14:34:07 +09:00
|
|
|
#define RCAR_GEN2_SDRAM_BASE 0x40000000
|
|
|
|
#define RCAR_GEN2_SDRAM_SIZE (2048u * 1024 * 1024)
|
|
|
|
#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
|
2013-11-21 17:07:46 +09:00
|
|
|
|
2013-10-20 20:37:17 +09:00
|
|
|
/* SH Ether */
|
2022-12-04 10:13:52 -05:00
|
|
|
#define CFG_SH_ETHER_USE_PORT 0
|
2022-12-04 10:13:50 -05:00
|
|
|
#define CFG_SH_ETHER_PHY_ADDR 0x1
|
2022-12-04 10:13:51 -05:00
|
|
|
#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
|
2022-12-04 10:13:49 -05:00
|
|
|
#define CFG_SH_ETHER_CACHE_WRITEBACK
|
2022-12-04 10:13:48 -05:00
|
|
|
#define CFG_SH_ETHER_CACHE_INVALIDATE
|
2022-12-04 10:13:47 -05:00
|
|
|
#define CFG_SH_ETHER_ALIGNE_SIZE 64
|
2013-10-20 20:37:17 +09:00
|
|
|
|
2013-11-21 17:07:46 +09:00
|
|
|
/* Board Clock */
|
2014-12-02 16:52:24 +09:00
|
|
|
|
2022-12-04 10:03:50 -05:00
|
|
|
#define CFG_EXTRA_ENV_SETTINGS \
|
2018-11-27 00:19:03 +01:00
|
|
|
"bootm_size=0x10000000\0"
|
2018-04-17 14:13:11 +02:00
|
|
|
|
|
|
|
/* SPL support */
|
2014-11-12 13:03:54 +09:00
|
|
|
|
2013-11-21 17:07:46 +09:00
|
|
|
#endif /* __KOELSCH_H */
|