2016-09-07 09:56:14 +00:00
|
|
|
CONFIG_ARM=y
|
|
|
|
CONFIG_TARGET_LS1046AQDS=y
|
2018-02-03 17:10:38 +00:00
|
|
|
CONFIG_SYS_TEXT_BASE=0x82000000
|
2021-11-01 12:19:22 +00:00
|
|
|
CONFIG_SYS_MALLOC_LEN=0x102000
|
2018-06-26 16:41:24 +00:00
|
|
|
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
|
|
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
2020-08-10 19:31:07 +00:00
|
|
|
CONFIG_NR_DRAM_BANKS=2
|
2020-11-30 17:50:32 +00:00
|
|
|
CONFIG_SYS_MEMTEST_START=0x80000000
|
|
|
|
CONFIG_SYS_MEMTEST_END=0x9fffffff
|
2020-01-22 18:38:00 +00:00
|
|
|
CONFIG_ENV_SIZE=0x2000
|
|
|
|
CONFIG_ENV_OFFSET=0x300000
|
2021-08-19 03:12:33 +00:00
|
|
|
CONFIG_SYS_I2C_MXC_I2C1=y
|
|
|
|
CONFIG_SYS_I2C_MXC_I2C2=y
|
|
|
|
CONFIG_SYS_I2C_MXC_I2C3=y
|
|
|
|
CONFIG_SYS_I2C_MXC_I2C4=y
|
2020-04-28 20:15:47 +00:00
|
|
|
CONFIG_DM_GPIO=y
|
2021-06-28 14:17:29 +00:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1046a-qds-duart"
|
2020-07-06 17:54:25 +00:00
|
|
|
CONFIG_SPL_TEXT_BASE=0x10000000
|
2021-07-27 01:10:37 +00:00
|
|
|
CONFIG_FSL_USE_PCA9547_MUX=y
|
2021-12-13 03:12:31 +00:00
|
|
|
CONFIG_VID=y
|
|
|
|
CONFIG_VID_FLS_ENV="ls1046aqds_vdd_mv"
|
|
|
|
CONFIG_VOL_MONITOR_INA220=y
|
|
|
|
CONFIG_VOL_MONITOR_IR36021_SET=y
|
2017-05-01 15:41:11 +00:00
|
|
|
CONFIG_FSL_LS_PPA=y
|
2021-08-08 18:20:09 +00:00
|
|
|
CONFIG_SPL_MMC=y
|
2021-08-08 18:20:12 +00:00
|
|
|
CONFIG_SPL_SERIAL=y
|
2021-07-11 03:14:31 +00:00
|
|
|
CONFIG_SPL_DRIVERS_MISC=y
|
2018-04-08 00:27:54 +00:00
|
|
|
CONFIG_SPL=y
|
2020-04-28 20:15:47 +00:00
|
|
|
CONFIG_AHCI=y
|
2018-02-10 21:54:38 +00:00
|
|
|
CONFIG_DISTRO_DEFAULTS=y
|
2022-01-24 21:08:41 +00:00
|
|
|
CONFIG_MP=y
|
2016-09-07 09:56:14 +00:00
|
|
|
CONFIG_FIT_VERBOSE=y
|
|
|
|
CONFIG_OF_BOARD_SETUP=y
|
2021-12-14 18:36:40 +00:00
|
|
|
CONFIG_DYNAMIC_SYS_CLK_FREQ=y
|
2021-08-25 03:11:49 +00:00
|
|
|
CONFIG_RAMBOOT_PBL=y
|
|
|
|
CONFIG_SYS_FSL_PBL_PBI="board/freescale/ls1046aqds/ls1046aqds_pbi.cfg"
|
|
|
|
CONFIG_SYS_FSL_PBL_RCW="board/freescale/ls1046aqds/ls1046aqds_rcw_sd_qspi.cfg"
|
2016-09-07 09:56:14 +00:00
|
|
|
CONFIG_SD_BOOT=y
|
2021-12-11 19:55:50 +00:00
|
|
|
CONFIG_SD_BOOT_QSPI=y
|
2016-09-07 09:56:14 +00:00
|
|
|
CONFIG_BOOTDELAY=10
|
2017-08-14 17:22:17 +00:00
|
|
|
CONFIG_USE_BOOTARGS=y
|
2019-04-08 06:03:29 +00:00
|
|
|
CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 mtdparts=1550000.spi-0:2m(uboot),14m(free)"
|
2021-11-10 14:11:40 +00:00
|
|
|
CONFIG_BOOTCOMMAND="run distro_bootcmd; run sd_bootcmd; env exists secureboot && esbc_halt;;"
|
2018-07-29 18:13:29 +00:00
|
|
|
CONFIG_MISC_INIT_R=y
|
2020-01-22 18:38:00 +00:00
|
|
|
CONFIG_SPL_FSL_PBL=y
|
2017-05-15 15:52:02 +00:00
|
|
|
CONFIG_SPL_BOARD_INIT=y
|
2016-11-16 17:19:05 +00:00
|
|
|
CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
|
|
|
|
CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x110
|
2018-06-26 16:41:24 +00:00
|
|
|
CONFIG_SPL_ENV_SUPPORT=y
|
2021-07-11 03:14:36 +00:00
|
|
|
CONFIG_SPL_I2C=y
|
2021-08-08 18:20:16 +00:00
|
|
|
CONFIG_SPL_MPC8XXX_INIT_DDR=y
|
2021-07-11 03:14:28 +00:00
|
|
|
CONFIG_SPL_WATCHDOG=y
|
2016-09-07 09:56:14 +00:00
|
|
|
CONFIG_CMD_BOOTZ=y
|
|
|
|
CONFIG_CMD_GREPENV=y
|
2021-08-17 21:59:45 +00:00
|
|
|
CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
|
2016-09-07 09:56:14 +00:00
|
|
|
CONFIG_CMD_MEMINFO=y
|
2017-08-14 23:58:53 +00:00
|
|
|
CONFIG_CMD_MEMTEST=y
|
2021-02-05 11:02:13 +00:00
|
|
|
CONFIG_CMD_GPIO=y
|
2021-02-15 18:34:30 +00:00
|
|
|
CONFIG_CMD_GPT=y
|
2017-08-04 22:34:34 +00:00
|
|
|
CONFIG_CMD_I2C=y
|
2016-09-07 09:56:14 +00:00
|
|
|
CONFIG_CMD_MMC=y
|
2017-08-04 22:34:34 +00:00
|
|
|
CONFIG_CMD_PCI=y
|
2017-08-11 15:20:19 +00:00
|
|
|
CONFIG_CMD_USB=y
|
2016-09-07 09:56:14 +00:00
|
|
|
CONFIG_CMD_CACHE=y
|
2019-04-08 06:03:29 +00:00
|
|
|
CONFIG_MTDPARTS_DEFAULT="mtdparts=1550000.spi-0:2m(uboot),14m(free)"
|
2017-01-27 10:00:41 +00:00
|
|
|
# CONFIG_SPL_EFI_PARTITION is not set
|
2016-09-07 09:56:14 +00:00
|
|
|
CONFIG_OF_CONTROL=y
|
2020-07-30 10:08:07 +00:00
|
|
|
CONFIG_ENV_OVERWRITE=y
|
2017-08-28 11:16:32 +00:00
|
|
|
CONFIG_ENV_IS_IN_MMC=y
|
2019-11-13 03:46:36 +00:00
|
|
|
CONFIG_SYS_RELOC_GD_ENV_ADDR=y
|
2016-09-07 09:56:14 +00:00
|
|
|
CONFIG_DM=y
|
2019-01-30 11:14:47 +00:00
|
|
|
CONFIG_SATA_CEVA=y
|
2017-03-01 21:51:58 +00:00
|
|
|
CONFIG_FSL_CAAM=y
|
2021-08-21 17:50:17 +00:00
|
|
|
CONFIG_DYNAMIC_DDR_CLK_FREQ=y
|
2021-08-21 17:50:18 +00:00
|
|
|
CONFIG_DDR_ECC=y
|
|
|
|
CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
|
2021-12-11 19:55:51 +00:00
|
|
|
CONFIG_MPC8XXX_GPIO=y
|
2020-04-28 20:15:47 +00:00
|
|
|
CONFIG_DM_I2C=y
|
2021-08-19 03:12:25 +00:00
|
|
|
CONFIG_SYS_I2C_EARLY_INIT=y
|
2021-08-19 03:12:37 +00:00
|
|
|
CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
|
2021-08-17 21:59:45 +00:00
|
|
|
CONFIG_SYS_I2C_EEPROM_ADDR=0x57
|
2018-03-28 12:38:19 +00:00
|
|
|
CONFIG_FSL_ESDHC=y
|
2019-04-24 12:45:11 +00:00
|
|
|
# CONFIG_SPI_FLASH_BAR is not set
|
2021-11-09 09:22:26 +00:00
|
|
|
CONFIG_SPI_FLASH_EON=y
|
2020-05-12 09:02:39 +00:00
|
|
|
CONFIG_SPI_FLASH_SPANSION=y
|
2021-11-09 09:22:26 +00:00
|
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
|
|
CONFIG_SPI_FLASH_SST=y
|
2018-06-26 09:18:30 +00:00
|
|
|
# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
|
2017-08-02 00:19:59 +00:00
|
|
|
CONFIG_PHYLIB=y
|
2020-04-24 19:35:53 +00:00
|
|
|
CONFIG_PHYLIB_10G=y
|
|
|
|
CONFIG_PHY_REALTEK=y
|
|
|
|
CONFIG_PHY_VITESSE=y
|
2017-01-27 10:00:42 +00:00
|
|
|
CONFIG_E1000=y
|
2019-05-12 11:59:12 +00:00
|
|
|
CONFIG_FMAN_ENET=y
|
2021-11-09 11:00:38 +00:00
|
|
|
CONFIG_SYS_FMAN_FW_ADDR=0x900000
|
2020-10-29 14:48:01 +00:00
|
|
|
CONFIG_NVME=y
|
2016-12-13 06:54:21 +00:00
|
|
|
CONFIG_PCI=y
|
|
|
|
CONFIG_DM_PCI_COMPAT=y
|
2020-07-09 15:31:42 +00:00
|
|
|
CONFIG_PCIE_LAYERSCAPE_RC=y
|
|
|
|
CONFIG_PCIE_LAYERSCAPE_EP=y
|
2019-05-12 11:59:12 +00:00
|
|
|
CONFIG_SYS_QE_FMAN_FW_IN_MMC=y
|
2019-01-30 11:14:47 +00:00
|
|
|
CONFIG_DM_SCSI=y
|
2017-01-27 10:00:42 +00:00
|
|
|
CONFIG_SYS_NS16550=y
|
2018-04-15 17:51:26 +00:00
|
|
|
CONFIG_SPI=y
|
2017-01-27 10:00:42 +00:00
|
|
|
CONFIG_DM_SPI=y
|
|
|
|
CONFIG_FSL_DSPI=y
|
|
|
|
CONFIG_FSL_QSPI=y
|
2017-01-20 09:12:49 +00:00
|
|
|
CONFIG_USB=y
|
2017-08-25 21:50:26 +00:00
|
|
|
CONFIG_USB_XHCI_HCD=y
|
|
|
|
CONFIG_USB_XHCI_DWC3=y
|