2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2014-02-09 07:52:39 +00:00
|
|
|
/*
|
|
|
|
* Configuration settings for the SAMA5D3 Xplained board.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2014 Atmel Corporation
|
|
|
|
* Bo Shen <voice.shen@atmel.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CONFIG_H
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
2020-02-24 15:45:31 +00:00
|
|
|
#include <linux/sizes.h>
|
2015-03-30 06:51:19 +00:00
|
|
|
#include "at91-sama5_common.h"
|
2014-02-09 07:52:39 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* This needs to be defined for the OHCI code to work but it is defined as
|
|
|
|
* ATMEL_ID_UHPHS in the CPU specific header files.
|
|
|
|
*/
|
2017-09-14 03:07:42 +00:00
|
|
|
#define ATMEL_ID_UHP 32
|
2014-02-09 07:52:39 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Specify the clock enable bit in the PMC_SCER register.
|
|
|
|
*/
|
2017-09-14 03:07:42 +00:00
|
|
|
#define ATMEL_PMC_UHP (1 << 6)
|
2014-02-09 07:52:39 +00:00
|
|
|
|
|
|
|
/* SDRAM */
|
2022-11-16 18:10:37 +00:00
|
|
|
#define CFG_SYS_SDRAM_BASE 0x20000000
|
|
|
|
#define CFG_SYS_SDRAM_SIZE 0x10000000
|
2014-02-09 07:52:39 +00:00
|
|
|
|
|
|
|
/* NAND flash */
|
|
|
|
#ifdef CONFIG_CMD_NAND
|
2022-11-12 22:36:51 +00:00
|
|
|
#define CFG_SYS_NAND_BASE 0x60000000
|
2014-02-09 07:52:39 +00:00
|
|
|
/* our ALE is AD21 */
|
2022-11-12 22:36:51 +00:00
|
|
|
#define CFG_SYS_NAND_MASK_ALE (1 << 21)
|
2014-02-09 07:52:39 +00:00
|
|
|
/* our CLE is AD22 */
|
2022-11-12 22:36:51 +00:00
|
|
|
#define CFG_SYS_NAND_MASK_CLE (1 << 22)
|
2017-07-29 01:31:42 +00:00
|
|
|
#endif
|
2014-02-09 07:52:39 +00:00
|
|
|
|
2014-03-19 06:48:45 +00:00
|
|
|
/* SPL */
|
|
|
|
|
2020-02-24 15:45:31 +00:00
|
|
|
/* size of u-boot.bin to load */
|
2014-03-19 06:48:45 +00:00
|
|
|
|
2021-05-31 21:23:48 +00:00
|
|
|
/* Falcon boot support on raw MMC */
|
|
|
|
/* U-Boot proper stored by default at 0x200 (256 KiB) */
|
|
|
|
|
2014-03-19 06:48:45 +00:00
|
|
|
#endif
|