2018-03-12 10:46:10 +01:00
|
|
|
if ARCH_STM32MP
|
|
|
|
|
|
|
|
config SPL
|
2020-07-24 11:13:31 +02:00
|
|
|
select SPL_BOARD_INIT
|
2018-03-12 10:46:10 +01:00
|
|
|
select SPL_CLK
|
|
|
|
select SPL_DM
|
|
|
|
select SPL_DM_SEQ_ALIAS
|
2021-07-10 21:14:31 -06:00
|
|
|
select SPL_DRIVERS_MISC
|
2018-03-12 10:46:10 +01:00
|
|
|
select SPL_FRAMEWORK
|
2021-07-10 21:14:30 -06:00
|
|
|
select SPL_GPIO
|
2018-03-12 10:46:10 +01:00
|
|
|
select SPL_LIBCOMMON_SUPPORT
|
|
|
|
select SPL_LIBGENERIC_SUPPORT
|
|
|
|
select SPL_OF_CONTROL
|
|
|
|
select SPL_OF_TRANSLATE
|
|
|
|
select SPL_PINCTRL
|
|
|
|
select SPL_REGMAP
|
2018-06-14 18:45:19 +08:00
|
|
|
select SPL_DM_RESET
|
2021-08-08 12:20:12 -06:00
|
|
|
select SPL_SERIAL
|
2018-03-12 10:46:10 +01:00
|
|
|
select SPL_SYSCON
|
2021-07-10 21:14:28 -06:00
|
|
|
select SPL_WATCHDOG if WATCHDOG
|
2019-04-18 17:32:47 +02:00
|
|
|
imply BOOTSTAGE_STASH if SPL_BOOTSTAGE
|
|
|
|
imply SPL_BOOTSTAGE if BOOTSTAGE
|
2019-02-27 17:01:14 +01:00
|
|
|
imply SPL_DISPLAY_PRINT
|
2018-03-12 10:46:10 +01:00
|
|
|
imply SPL_LIBDISK_SUPPORT
|
2021-08-08 12:20:14 -06:00
|
|
|
imply SPL_SPI_LOAD if SPL_SPI
|
2018-03-12 10:46:10 +01:00
|
|
|
|
|
|
|
config SYS_SOC
|
|
|
|
default "stm32mp"
|
|
|
|
|
2019-04-18 17:32:36 +02:00
|
|
|
config SYS_MALLOC_LEN
|
|
|
|
default 0x2000000
|
|
|
|
|
2019-04-18 17:32:37 +02:00
|
|
|
config ENV_SIZE
|
2019-05-07 18:40:47 +02:00
|
|
|
default 0x2000
|
2019-04-18 17:32:37 +02:00
|
|
|
|
2022-05-20 18:24:43 +02:00
|
|
|
choice
|
|
|
|
prompt "Select STMicroelectronics STM32MPxxx Soc"
|
|
|
|
default STM32MP15x
|
|
|
|
|
2022-05-20 18:24:46 +02:00
|
|
|
config STM32MP13x
|
|
|
|
bool "Support STMicroelectronics STM32MP13x Soc"
|
|
|
|
select ARM_SMCCC
|
|
|
|
select CPU_V7A
|
|
|
|
select CPU_V7_HAS_NONSEC
|
|
|
|
select CPU_V7_HAS_VIRT
|
|
|
|
select OF_BOARD
|
|
|
|
select OF_BOARD_SETUP
|
|
|
|
select PINCTRL_STM32
|
|
|
|
select STM32_RCC
|
|
|
|
select STM32_RESET
|
|
|
|
select STM32_SERIAL
|
|
|
|
select SYS_ARCH_TIMER
|
|
|
|
imply CMD_NVEDIT_INFO
|
|
|
|
help
|
|
|
|
support of STMicroelectronics SOC STM32MP13x family
|
|
|
|
STMicroelectronics MPU with core ARMv7
|
|
|
|
|
2020-01-13 15:17:42 +01:00
|
|
|
config STM32MP15x
|
|
|
|
bool "Support STMicroelectronics STM32MP15x Soc"
|
2021-10-11 09:52:49 +02:00
|
|
|
select ARCH_SUPPORT_PSCI
|
2021-10-13 15:11:18 +02:00
|
|
|
select BINMAN
|
2018-04-26 18:21:26 +05:30
|
|
|
select CPU_V7A
|
2021-10-11 09:52:49 +02:00
|
|
|
select CPU_V7_HAS_NONSEC
|
2018-04-16 10:13:24 +02:00
|
|
|
select CPU_V7_HAS_VIRT
|
2022-01-20 08:19:15 +01:00
|
|
|
select OF_BOARD if TFABOOT
|
2019-07-02 13:26:07 +02:00
|
|
|
select OF_BOARD_SETUP
|
2018-03-12 10:46:10 +01:00
|
|
|
select PINCTRL_STM32
|
2018-07-09 15:17:20 +02:00
|
|
|
select STM32_RCC
|
2018-03-12 10:46:10 +01:00
|
|
|
select STM32_RESET
|
2019-07-30 19:16:25 +02:00
|
|
|
select STM32_SERIAL
|
2022-05-20 18:24:40 +02:00
|
|
|
select SUPPORT_SPL
|
2018-04-12 04:24:46 +03:00
|
|
|
select SYS_ARCH_TIMER
|
2020-07-02 17:43:45 +02:00
|
|
|
imply CMD_NVEDIT_INFO
|
2020-01-13 15:17:42 +01:00
|
|
|
help
|
|
|
|
support of STMicroelectronics SOC STM32MP15x family
|
|
|
|
STM32MP157, STM32MP153 or STM32MP151
|
|
|
|
STMicroelectronics MPU with core ARMv7
|
|
|
|
dual core A7 for STM32MP157/3, monocore for STM32MP151
|
2022-05-20 18:24:43 +02:00
|
|
|
endchoice
|
|
|
|
|
2019-02-27 17:01:15 +01:00
|
|
|
config NR_DRAM_BANKS
|
|
|
|
default 1
|
|
|
|
|
2020-09-04 12:55:19 +02:00
|
|
|
config DDR_CACHEABLE_SIZE
|
|
|
|
hex "Size of the DDR marked cacheable in pre-reloc stage"
|
|
|
|
default 0x40000000
|
|
|
|
help
|
|
|
|
Define the size of the DDR marked as cacheable in U-Boot
|
|
|
|
pre-reloc stage.
|
|
|
|
This option can be useful to avoid speculatif access
|
|
|
|
to secured area of DDR used by TF-A or OP-TEE before U-Boot
|
|
|
|
initialization.
|
|
|
|
The areas marked "no-map" in device tree should be located
|
|
|
|
before this limit: STM32_DDR_BASE + DDR_CACHEABLE_SIZE.
|
|
|
|
|
2018-03-20 10:54:54 +01:00
|
|
|
config SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION_MMC2
|
|
|
|
hex "Partition on MMC2 to use to load U-Boot from"
|
|
|
|
depends on SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION
|
|
|
|
default 1
|
|
|
|
help
|
|
|
|
Partition on the second MMC to load U-Boot from when the MMC is being
|
|
|
|
used in raw mode
|
|
|
|
|
2019-07-05 17:20:15 +02:00
|
|
|
config STM32_ETZPC
|
|
|
|
bool "STM32 Extended TrustZone Protection"
|
2022-05-20 18:24:46 +02:00
|
|
|
depends on STM32MP15x || STM32MP13x
|
2019-07-05 17:20:15 +02:00
|
|
|
default y
|
2021-12-18 11:27:51 -07:00
|
|
|
imply BOOTP_SERVERIP
|
2019-07-05 17:20:15 +02:00
|
|
|
help
|
|
|
|
Say y to enable STM32 Extended TrustZone Protection
|
|
|
|
|
2021-07-29 11:47:17 -05:00
|
|
|
config STM32_ECDSA_VERIFY
|
|
|
|
bool "STM32 ECDSA verification via the ROM API"
|
|
|
|
depends on SPL_ECDSA_VERIFY
|
|
|
|
default y
|
|
|
|
help
|
|
|
|
Say y to enable the uclass driver for ECDSA verification using the
|
|
|
|
ROM API provided on STM32MP.
|
|
|
|
The ROM API is only available during SPL for now.
|
|
|
|
|
2019-07-05 17:20:17 +02:00
|
|
|
config CMD_STM32KEY
|
|
|
|
bool "command stm32key to fuse public key hash"
|
|
|
|
help
|
|
|
|
fuse public key hash in corresponding fuse used to authenticate
|
|
|
|
binary.
|
2021-06-28 14:55:57 +02:00
|
|
|
This command is used to evaluate the secure boot on stm32mp SOC,
|
|
|
|
it is deactivated by default in real products.
|
2019-07-05 17:20:17 +02:00
|
|
|
|
2022-05-20 18:24:46 +02:00
|
|
|
source "arch/arm/mach-stm32mp/Kconfig.13x"
|
2022-05-20 18:24:44 +02:00
|
|
|
source "arch/arm/mach-stm32mp/Kconfig.15x"
|
2018-05-17 14:50:46 +02:00
|
|
|
|
2021-02-25 13:37:00 +01:00
|
|
|
source "arch/arm/mach-stm32mp/cmd_stm32prog/Kconfig"
|
2018-03-12 10:46:10 +01:00
|
|
|
endif
|