2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_ARM=y
|
|
|
|
CONFIG_ARCH_ZYNQMP=y
|
2017-02-10 13:57:35 +01:00
|
|
|
CONFIG_SYS_TEXT_BASE=0x8000000
|
2016-06-03 11:35:17 +02:00
|
|
|
CONFIG_SYS_MALLOC_F_LEN=0x8000
|
2018-03-23 09:34:00 +01:00
|
|
|
CONFIG_SPL=y
|
2018-06-04 08:33:30 +02:00
|
|
|
CONFIG_DEBUG_UART_BASE=0xff000000
|
|
|
|
CONFIG_DEBUG_UART_CLOCK=100000000
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="zynqmp-zc1751-xm018-dc4"
|
2017-06-19 09:47:40 -04:00
|
|
|
CONFIG_DEBUG_UART=y
|
2016-11-29 09:14:57 -05:00
|
|
|
CONFIG_DISTRO_DEFAULTS=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_FIT=y
|
|
|
|
CONFIG_FIT_VERBOSE=y
|
2016-05-17 08:38:53 +02:00
|
|
|
CONFIG_SPL_LOAD_FIT=y
|
2016-10-08 14:41:44 -04:00
|
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
2018-03-28 14:38:15 +02:00
|
|
|
CONFIG_BOARD_EARLY_INIT_R=y
|
2016-10-06 07:55:15 +02:00
|
|
|
CONFIG_SPL_OS_BOOT=y
|
2017-12-08 15:01:19 +01:00
|
|
|
CONFIG_SPL_RAM_SUPPORT=y
|
|
|
|
CONFIG_SPL_RAM_DEVICE=y
|
2018-03-12 17:18:38 +01:00
|
|
|
CONFIG_SPL_ATF=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_SYS_PROMPT="ZynqMP> "
|
|
|
|
CONFIG_CMD_MEMTEST=y
|
2018-03-28 14:38:14 +02:00
|
|
|
CONFIG_SYS_ALT_MEMTEST=y
|
2017-12-01 15:35:43 +01:00
|
|
|
CONFIG_CMD_CLK=y
|
2016-05-26 08:06:38 +02:00
|
|
|
# CONFIG_CMD_FLASH is not set
|
2017-12-08 15:03:26 +01:00
|
|
|
CONFIG_CMD_FPGA_LOADBP=y
|
|
|
|
CONFIG_CMD_FPGA_LOADP=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_CMD_I2C=y
|
2017-08-14 19:58:53 -04:00
|
|
|
CONFIG_CMD_MMC=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_CMD_TFTPPUT=y
|
|
|
|
CONFIG_CMD_TIME=y
|
2018-06-19 12:24:23 +02:00
|
|
|
CONFIG_MP=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_CMD_TIMER=y
|
|
|
|
CONFIG_CMD_EXT4_WRITE=y
|
2016-07-15 08:41:46 +02:00
|
|
|
CONFIG_SPL_OF_CONTROL=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_OF_EMBED=y
|
2017-08-28 07:16:32 -04:00
|
|
|
CONFIG_ENV_IS_IN_FAT=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
2016-07-27 15:08:03 +02:00
|
|
|
CONFIG_SPL_DM=y
|
2016-07-15 08:41:46 +02:00
|
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
2017-12-08 14:50:42 +01:00
|
|
|
CONFIG_CLK_ZYNQMP=y
|
2016-01-13 16:25:37 +05:30
|
|
|
CONFIG_FPGA_XILINX=y
|
|
|
|
CONFIG_FPGA_ZYNQMPPL=y
|
2016-09-08 16:11:59 -04:00
|
|
|
CONFIG_DM_GPIO=y
|
2016-07-27 15:08:03 +02:00
|
|
|
CONFIG_DM_I2C=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_SYS_I2C_CADENCE=y
|
2017-12-08 14:46:30 +01:00
|
|
|
CONFIG_MISC=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_DM_MMC=y
|
2016-12-07 22:10:28 +09:00
|
|
|
CONFIG_MMC_SDHCI=y
|
2017-02-10 13:57:35 +01:00
|
|
|
CONFIG_MMC_SDHCI_ZYNQ=y
|
2017-12-08 15:18:05 +01:00
|
|
|
CONFIG_SPI_FLASH=y
|
|
|
|
CONFIG_SPI_FLASH_BAR=y
|
|
|
|
CONFIG_SPI_FLASH_MACRONIX=y
|
|
|
|
CONFIG_SPI_FLASH_SPANSION=y
|
|
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
|
|
CONFIG_SPI_FLASH_WINBOND=y
|
2017-01-31 10:44:06 +05:30
|
|
|
# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
|
2018-01-24 10:51:31 +05:30
|
|
|
CONFIG_PHY_MARVELL=y
|
|
|
|
CONFIG_PHY_NATSEMI=y
|
|
|
|
CONFIG_PHY_REALTEK=y
|
|
|
|
CONFIG_PHY_TI=y
|
|
|
|
CONFIG_PHY_VITESSE=y
|
2018-03-28 14:18:19 +02:00
|
|
|
CONFIG_PHY_FIXED=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_DM_ETH=y
|
2017-08-07 22:00:34 -04:00
|
|
|
CONFIG_PHY_GIGE=y
|
2018-07-20 23:03:57 -05:00
|
|
|
CONFIG_MII=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_ZYNQ_GEM=y
|
|
|
|
CONFIG_DEBUG_UART_ZYNQ=y
|
|
|
|
CONFIG_DEBUG_UART_ANNOUNCE=y
|
2017-11-06 09:16:05 +01:00
|
|
|
CONFIG_ZYNQ_SERIAL=y
|