2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_ARM=y
|
|
|
|
CONFIG_ARCH_ZYNQMP=y
|
2017-02-10 13:57:35 +01:00
|
|
|
CONFIG_SYS_TEXT_BASE=0x8000000
|
2016-06-03 11:35:17 +02:00
|
|
|
CONFIG_SYS_MALLOC_F_LEN=0x8000
|
2016-07-29 15:31:47 +05:30
|
|
|
CONFIG_IDENT_STRING=" Xilinx ZynqMP ZC1751 xm018 dc4"
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="zynqmp-zc1751-xm018-dc4"
|
2017-06-19 09:47:40 -04:00
|
|
|
CONFIG_DEBUG_UART=y
|
2016-11-29 09:14:57 -05:00
|
|
|
CONFIG_DISTRO_DEFAULTS=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_FIT=y
|
|
|
|
CONFIG_FIT_VERBOSE=y
|
2016-05-17 08:38:53 +02:00
|
|
|
CONFIG_SPL_LOAD_FIT=y
|
2017-07-23 21:19:47 -06:00
|
|
|
CONFIG_ENV_IS_IN_FAT=y
|
2016-10-08 14:41:44 -04:00
|
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
2016-10-11 21:33:46 -04:00
|
|
|
# CONFIG_DISPLAY_BOARDINFO is not set
|
2016-09-12 23:18:22 -06:00
|
|
|
CONFIG_SPL=y
|
|
|
|
CONFIG_SPL_SYS_MALLOC_SIMPLE=y
|
2016-10-06 07:55:15 +02:00
|
|
|
CONFIG_SPL_OS_BOOT=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_SYS_PROMPT="ZynqMP> "
|
|
|
|
# CONFIG_CMD_IMLS is not set
|
|
|
|
CONFIG_CMD_MEMTEST=y
|
2017-02-05 10:42:56 +09:00
|
|
|
CONFIG_CMD_UNZIP=y
|
2016-05-26 08:06:38 +02:00
|
|
|
# CONFIG_CMD_FLASH is not set
|
|
|
|
CONFIG_CMD_MMC=y
|
|
|
|
CONFIG_CMD_I2C=y
|
|
|
|
CONFIG_CMD_TFTPPUT=y
|
|
|
|
CONFIG_CMD_TIME=y
|
|
|
|
CONFIG_CMD_TIMER=y
|
|
|
|
CONFIG_CMD_EXT4_WRITE=y
|
2017-01-27 11:00:38 +01:00
|
|
|
# CONFIG_SPL_ISO_PARTITION is not set
|
2016-07-15 08:41:46 +02:00
|
|
|
CONFIG_SPL_OF_CONTROL=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_OF_EMBED=y
|
|
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
2016-07-27 15:08:03 +02:00
|
|
|
CONFIG_SPL_DM=y
|
2016-07-15 08:41:46 +02:00
|
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
2016-01-13 16:25:37 +05:30
|
|
|
CONFIG_FPGA_XILINX=y
|
|
|
|
CONFIG_FPGA_ZYNQMPPL=y
|
2016-09-08 16:11:59 -04:00
|
|
|
CONFIG_DM_GPIO=y
|
2016-07-27 15:08:03 +02:00
|
|
|
CONFIG_DM_I2C=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_SYS_I2C_CADENCE=y
|
|
|
|
CONFIG_DM_MMC=y
|
2016-12-07 22:10:28 +09:00
|
|
|
CONFIG_MMC_SDHCI=y
|
2017-02-10 13:57:35 +01:00
|
|
|
CONFIG_MMC_SDHCI_ZYNQ=y
|
2016-05-26 08:06:38 +02:00
|
|
|
CONFIG_DM_ETH=y
|
|
|
|
CONFIG_ZYNQ_GEM=y
|
|
|
|
CONFIG_DEBUG_UART_ZYNQ=y
|
|
|
|
CONFIG_DEBUG_UART_BASE=0xff000000
|
|
|
|
CONFIG_DEBUG_UART_CLOCK=100000000
|
|
|
|
CONFIG_DEBUG_UART_ANNOUNCE=y
|