Stephen Warren f697471217 ARM: Tegra186: mem parsing fixes from downstream ... Apply a few small fixes for the DTB /memory node parsing from NVIDIA's downstream U-Boot: - Allow arbitrary number of DRAM banks. - Correctly calculate the number of DRAM banks. - Clip PCIe memory in the same way as U-Boot CPU memory use. Signed-off-by: Stephen Warren <swarren@nvidia.com> Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Tom Warren <twarren@nvidia.com>		2018-01-12 09:52:11 -07:00
..
cache.S	ARM: tegra186: call secure monitor for all cache-wide ops	2016-11-07 14:36:29 -08:00
Kconfig	ARM: tegra: use CONFIG_SYS_INIT_SP_BSS_OFFSET	2018-01-12 09:52:11 -07:00
Makefile	ARM: tegra: configure Ethernet address on Tegra186	2016-11-07 11:28:16 -06:00
nvtboot_board.c	env: Rename getenv/_f() to env_get()	2017-08-16 08:30:24 -04:00
nvtboot_ll.S	ARM: tegra: ensure nvtboot_boot_x0 alignment	2016-11-07 14:36:28 -08:00
nvtboot_mem.c	ARM: Tegra186: mem parsing fixes from downstream	2018-01-12 09:52:11 -07:00