mirror of
https://github.com/AsahiLinux/u-boot
synced 2025-03-02 06:17:15 +00:00
f45e747d6d
Newer Intel SoCs have different ways of setting up cache-as-ram (CAR). Add support for these along with suitable configuration options. To make the code cleaner, adjust a few definitions in processor.h so that they can be used from assembler. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> |
||
|---|---|---|
| .. | ||
| asm | ||