mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-07 21:54:45 +00:00
f45e747d6d
Newer Intel SoCs have different ways of setting up cache-as-ram (CAR). Add support for these along with suitable configuration options. To make the code cleaner, adjust a few definitions in processor.h so that they can be used from assembler. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
34 lines
725 B
Makefile
34 lines
725 B
Makefile
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
# Copyright (c) 2016 Google, Inc
|
|
|
|
ifdef CONFIG_HAVE_MRC
|
|
obj-$(CONFIG_$(SPL_TPL_)X86_16BIT_INIT) += car.o
|
|
obj-$(CONFIG_$(SPL_TPL_)X86_32BIT_INIT) += me_status.o
|
|
obj-$(CONFIG_$(SPL_TPL_)X86_32BIT_INIT) += report_platform.o
|
|
obj-$(CONFIG_$(SPL_TPL_)X86_32BIT_INIT) += mrc.o
|
|
endif
|
|
|
|
ifdef CONFIG_INTEL_CAR_CQOS
|
|
obj-$(CONFIG_TPL_BUILD) += car2.o
|
|
ifndef CONFIG_SPL_BUILD
|
|
obj-y += car2_uninit.o
|
|
endif
|
|
endif
|
|
|
|
obj-y += cpu.o
|
|
obj-y += fast_spi.o
|
|
obj-y += lpc.o
|
|
ifndef CONFIG_TARGET_EFI_APP
|
|
obj-$(CONFIG_$(SPL_TPL_)X86_32BIT_INIT) += microcode.o
|
|
ifndef CONFIG_$(SPL_)X86_64
|
|
obj-y += microcode.o
|
|
endif
|
|
endif
|
|
obj-y += pch.o
|
|
|
|
ifdef CONFIG_SPL
|
|
ifndef CONFIG_SPL_BUILD
|
|
obj-y += cpu_from_spl.o
|
|
endif
|
|
endif
|