Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-24 21:54:01 +00:00
Code Issues Projects Releases Packages Wiki Activity
u-boot/arch/riscv/cpu
History
Tom Rini 59d2a7d731 riscv: Correct event usage for riscv_cpu_probe/setup 
With having both an EVENT_SPY_SIMPLE setup for both riscv_cpu_probe and
riscv_cpu_setup we do not need the latter function to call the former
function as it will already have been done in time.

Fixes: 1c55d62fb9 ("riscv: cpu: make riscv_cpu_probe to EVT_DM_POST_INIT_R callback")
Tested-by: Milan P. Stanić <mps@arvanta.net>
Signed-off-by: Tom Rini <trini@konsulko.com>
2023-09-06 13:47:24 -04:00
..
andesv5 riscv: Rename Andes cpu and board names 2023-02-17 19:07:48 +08:00
fu540 common: return type board_get_usable_ram_top 2023-08-15 18:21:17 +02:00
fu740 common: return type board_get_usable_ram_top 2023-08-15 18:21:17 +02:00
generic common: return type board_get_usable_ram_top 2023-08-15 18:21:17 +02:00
jh7110 common: return type board_get_usable_ram_top 2023-08-15 18:21:17 +02:00
cpu.c riscv: Correct event usage for riscv_cpu_probe/setup 2023-09-06 13:47:24 -04:00
Makefile riscv: Move trap handler codes to mtrap.S 2018-12-18 09:56:27 +08:00
mtrap.S riscv: Add option to print registers on exception 2020-02-10 14:51:08 +08:00
start.S riscv: Add SPL_ZERO_MEM_BEFORE_USE implementation 2023-08-10 10:58:12 +08:00
u-boot-spl.lds riscv: Update alignment for some sections in linker scripts 2023-04-20 20:45:08 +08:00
u-boot.lds riscv: Fix alignment of RELA sections in the linker scripts 2023-06-27 10:09:51 +08:00