Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-15 17:28:15 +00:00
Code Issues Projects Releases Packages Wiki Activity
1547 commits 24 branches 545 tags 332 MiB
Commit graph

507 commits

Author SHA1 Message Date
Jon Loeliger
9bff7a69a8 Remove trailing empty lines. 2006-08-29 11:05:09 -05:00
Jon Loeliger
cd6d73d5b8 Remove bogus msync and use volatile asm. 2006-08-29 09:48:49 -05:00
Jon Loeliger
ffff3ae56f General indent and whitespace cleanups. 2006-08-22 12:06:18 -05:00
Jon Loeliger
41a0e8b304 Cleanup compiler warnings. 2006-08-22 10:42:21 -05:00
Haiying Wang
67256678f0 Copy Global Data Pointer to r29 for DECLARE_GLOBAL_DATA_PTR 2006-08-17 11:01:55 -05:00
John Traill
91a414c7d1 Fix caslat calculation 
Signed-off-by: John Traill <john.traill@freescale.com>
 2006-08-09 11:06:25 -05:00
Jon Loeliger
709d3073e7 Convert to mac-address in ethernet nodes. 2006-08-09 09:00:30 -05:00
Haiying Wang
239db37c94 Move get_board_sys_clk to board directory 2006-07-31 09:27:57 -05:00
John Traill
492900b985 Fix 8641HPCN pollution 2006-07-28 09:59:57 -05:00
Jin Zhengxiong-R64188
fa7db9c377 Enable PCIE1 for MPC8641HPCN board 
Signed-off-by: Jason Jin <Jason.jin@freescale.com>
 2006-06-27 09:17:59 -05:00
Jon Loeliger
0e4c2a17ca Do not enable address translation on secondary CPUs. 
Do not set up BATs on secondary CPUs.  Let Linux do the nasty.

Signed-off-by: Jon Loeliger <jdl@freescale.com>
 2006-06-15 21:45:26 -05:00
Jon Loeliger
8ecc971618 Fix a get_board_sys_clk() use-before-def warning. 
Signed-off-by: Jon Loeliger <jdl@jdl.com>
 2006-06-07 10:53:55 -05:00
Jon Loeliger
c934f655f9 Review cleanups. 
Signed-off-by: Jon Loeliger <jdl@freescale.com>
 2006-05-31 14:01:32 -05:00
Jon Loeliger
cb5965fb95 White space cleanup. 
Some 80-column cleanups.
Convert printf() to puts() where possible.
Use #include "spd_sdram.h" as needed.
Enhanced reset command usage message a bit.

Signed-off-by: Jon Loeliger <jdl@freescale.com>
 2006-05-31 12:44:44 -05:00
Jon Loeliger
4d3d729c16 Moved mpc8641hpcn_board_reset() out of cpu/ into board/. 
Signed-off-by: Jon Loeliger <jdl@freescale.com>
 2006-05-31 11:24:28 -05:00
Jon Loeliger
b2a941de06 Remove dead debug code. 
Signed-off-by: Jon Loeliger <jdl@jdl.com>
 2006-05-31 10:07:28 -05:00
Jon Loeliger
126aa70f10 Move mpc86xx PIXIS code to board directory 
First cut at moving the PIXIS platform code out of
the 86xx cpu directory and into board/mpc8641hpcn
where it belongs.

Signed-off-by: Jon Loeliger <jdl@freescale.com>
 2006-05-31 09:49:33 -05:00
Haiying Wang
38cee12dcf Improve "reset" command's interaction with watchdog. 
"reset altbank" will reset another bank WITHOUT watch dog timer enabled
    "reset altbank wd" will reset another bank WITH watch dog enabled
    "diswd" will disable watch dog after u-boot boots up successfully

Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
 2006-05-30 09:10:32 -05:00
Haiying Wang
70205e5a6d Fix two SDRAM setup bugs. 
Fix ECC setup bug.
    Enable 1T/2T based on number of DIMMs present.

Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
 2006-05-30 08:51:19 -05:00
Jon Loeliger
14e37081ff Change arbitration to round-robin for SMP linux. 2006-05-19 13:54:02 -05:00
Jon Loeliger
9a655876e5 Enable dual DDR controllers and interleaving. 2006-05-19 13:54:02 -05:00
Jon Loeliger
cccce5d058 Remove L2 Cache invalidate polling. 2006-05-19 13:54:02 -05:00
Haiying Wang
6cfea33477 Remove unneeded INIT_RAM_LOCK cache twiddling. 
Correctly tracks r29 as global data pointer now.

Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
 2006-05-10 09:38:06 -05:00
Jon Loeliger
5c9efb36a6 Cleanup whitespaces and style issues. 
Removed //-style comments.
Use 80-column lines.
Remove trailing whitespace.
Remove dead code and debug cruft.
 2006-04-27 10:15:16 -05:00
Jon Loeliger
debb7354d1 Initial support for MPC8641 HPCN board. 2006-04-26 17:58:56 -05:00
Wolfgang Denk
8419c01304 MPC5200: enable snooping of DMA transactions on XLB even if no PCI 
is configured; othrwise DMA accesses aren't cache coherent which
causes for example USB to fail.
 2006-04-18 11:05:03 +02:00
Wolfgang Denk
cf48eb9abd Some code cleanup 2006-04-16 10:51:58 +02:00
Wolfgang Denk
9bc97a3d91 Fix Lite500B support: Merge with /home/raj/git/u-boot.l5200b_pci 2006-04-06 10:42:23 +02:00
Wolfgang Denk
197b049b8b Merge with /home/sr/git/u-boot/4xx-sdram 2006-04-05 23:55:15 +02:00
Wolfgang Denk
db28ddb4da Fix CONFIG_SKIP_LOWLEVEL_INIT dependency in cpu/arm920t/start.S 
Patch by Peter Menzebach, 13 Oct 2005 [DNX#2006040142000473]
 2006-04-03 15:46:10 +02:00
Wolfgang Denk
d87080b721 GCC-4.x fixes: clean up global data pointer initialization for all boards. 2006-03-31 18:32:53 +02:00
Stefan Roese
62534beb2f Updates to common PPC4xx onboard (DDR)SDRAM init code (405 and 440) 
405 SDRAM: - The SDRAM parameters can now be defined in the board
             config file and the 405 SDRAM controller values will
             be calculated upon bootup (see PPChameleonEVB).
             When those settings are not defined in the board
             config file, the register setup will be as it is now,
             so this implementation should not break any current
             design using this code.

             Thanks to Andrea Marson from DAVE for this patch.

440 DDR:   - Added function sdram_tr1_set to auto calculate the
             TR1 value for the DDR.
           - Added ECC support (see p3p440).

Patch by Stefan Roese, 17 Mar 2006
 2006-03-31 14:32:07 +02:00
Rafal Jaworowski
b66a938342 Set SDelay register in the DDR controller for the MPC5200B chip. 2006-03-29 13:17:09 +02:00
Markus Klotzbuecher
2770bcb21c Merge with http://www.denx.de/git/u-boot.git 2006-03-24 15:43:16 +01:00
Markus Klotzbuecher
40b0bafbb2 Added config options CFG_MONAHANS_RUN_MODE_OSC_RATIO and 
CFG_MONAHANS_TURBO_RUN_MODE_RATIO for configuring the Monahans core
frequency.
 2006-03-24 14:35:25 +01:00
Markus Klotzbuecher
ba70d6a417 delta board: DA9030 initialization and i2c support. Some minor changes to 
make the pxa i2c driver work with the monahans cpu.
 2006-03-24 12:23:27 +01:00
Wolfgang Denk
7b4fd36b03 Add support for MPC859/866 Rev. A.0 2006-03-18 23:31:12 +01:00
Rafal Jaworowski
dc9e499c62 Support for DDR with 32-data path. Addotional notes on injecting 
multiple-bit errors.
 2006-03-16 17:46:46 +01:00
Marian Balakowicz
4c8d1ecce2 Add support for ECC DDR initialization on MPC83xx. 2006-03-14 16:23:35 +01:00
Marian Balakowicz
61f25155ac Add DMA support for MPC83xx. 2006-03-14 16:14:48 +01:00
Marian Balakowicz
6d8ae5abb5 Add sync in do_reset() routine for MPC83xx after RPR register 
was written to. It is need on some targets when BAT translation
is enabled.
 2006-03-14 16:12:48 +01:00
Marian Balakowicz
cd94ba397e Add Dcbz(), Dcbi() and Dcbf() routines for MPC83xx. 2006-03-14 16:02:31 +01:00
Marian Balakowicz
a7c66ad2e5 Correct shift offsets in icache_status and dcache_status for MPC83xx. 2006-03-14 16:01:25 +01:00
Wolfgang Denk
ff7fefe679 Apply SoC concept to arm926ejs CPUs, i.e. move the SoC specific timer and 
cpu_reset code from cpu/$(CPU) into the new cpu/$(CPU)/$(SOC) directories
Patch by Andreas Engel, 13 Mar 2006
 2006-03-13 12:37:35 +01:00
Stefan Roese
f3fecfe6d7 Fix problem with updated PCI code in cpu/ppc4xx/405gp_pci.c 
Patch by Stefan Roese, 13 Mar 2006
 2006-03-13 09:43:01 +01:00
Stefan Roese
9a7b408c11 cpu/ppc4xx/start.S : exceptions are enabled after relocation 
Patch by Cedric Vincent, 6 June 2005
 2006-03-13 09:42:28 +01:00
Wolfgang Denk
9551530615 au1x00_eth.c: check malloc return value and abort if it failed 
Patch by Andrew Dyer, 26 Jul 2005
 2006-03-13 01:00:22 +01:00
Wolfgang Denk
b38dbd4622 Fix bug in [id]cache_status commands for MPC85xx processors; 
should look at LSB of L1CSRn registers to determine if L1 cache is
enabled, not the MSB.
Patch by Murray Jensen, 19 Jul 2005
 2006-03-13 00:46:05 +01:00
Wolfgang Denk
795bee8496 Merge with git://git.kernel.org/pub/scm/boot/u-boot/u-boot.git#mpc83xx 2006-03-12 21:33:52 +01:00
Wolfgang Denk
a3f0169880 Merge with git://git.kernel.org/pub/scm/boot/u-boot/u-boot.git#ft_infr 2006-03-12 19:11:42 +01:00