2011-06-16 23:30:47 +00:00
|
|
|
/*
|
|
|
|
|
* (C) Copyright 2010
|
|
|
|
|
* Texas Instruments, <www.ti.com>
|
|
|
|
|
* Aneesh V <aneesh@ti.com>
|
|
|
|
|
*
|
2013-07-08 07:37:19 +00:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2011-06-16 23:30:47 +00:00
|
|
|
*/
|
|
|
|
|
#ifndef ARMV7_H
|
|
|
|
|
#define ARMV7_H
|
|
|
|
|
|
2011-07-21 13:10:04 +00:00
|
|
|
/* Cortex-A9 revisions */
|
|
|
|
|
#define MIDR_CORTEX_A9_R0P1 0x410FC091
|
|
|
|
|
#define MIDR_CORTEX_A9_R1P2 0x411FC092
|
|
|
|
|
#define MIDR_CORTEX_A9_R1P3 0x411FC093
|
2011-07-21 13:29:23 +00:00
|
|
|
#define MIDR_CORTEX_A9_R2P10 0x412FC09A
|
2011-07-21 13:10:04 +00:00
|
|
|
|
2011-11-15 14:49:55 +00:00
|
|
|
/* Cortex-A15 revisions */
|
|
|
|
|
#define MIDR_CORTEX_A15_R0P0 0x410FC0F0
|
2013-02-12 01:33:41 +00:00
|
|
|
#define MIDR_CORTEX_A15_R2P2 0x412FC0F2
|
2011-11-15 14:49:55 +00:00
|
|
|
|
ARM: add assembly routine to switch to non-secure state
While actually switching to non-secure state is one thing, another
part of this process is to make sure that we still have full access
to the interrupt controller (GIC).
The GIC is fully aware of secure vs. non-secure state, some
registers are banked, others may be configured to be accessible from
secure state only.
To be as generic as possible, we get the GIC memory mapped address
based on the PERIPHBASE value in the CBAR register. Since this
register is not architecturally defined, we check the MIDR before to
be from an A15 or A7.
For CPUs not having the CBAR or boards with wrong information herein
we allow providing the base address as a configuration variable.
Now that we know the GIC address, we:
a) allow private interrupts to be delivered to the core
(GICD_IGROUPR0 = 0xFFFFFFFF)
b) enable the CPU interface (GICC_CTLR[0] = 1)
c) set the priority filter to allow non-secure interrupts
(GICC_PMR = 0xFF)
Also we allow access to all coprocessor interfaces from non-secure
state by writing the appropriate bits in the NSACR register.
The generic timer base frequency register is only accessible from
secure state, so we have to program it now. Actually this should be
done from primary firmware before, but some boards seems to omit
this, so if needed we do this here with a board specific value.
The Versatile Express board does not need this, so we remove the
frequency from the configuration file here.
After having switched to non-secure state, we also enable the
non-secure GIC CPU interface, since this register is banked.
Since we need to call this routine also directly from the smp_pen
later (where we don't have any stack), we can only use caller saved
registers r0-r3 and r12 to not mess with the compiler.
Signed-off-by: Andre Przywara <andre.przywara@linaro.org>
2013-09-19 16:06:41 +00:00
|
|
|
/* Cortex-A7 revisions */
|
|
|
|
|
#define MIDR_CORTEX_A7_R0P0 0x410FC070
|
|
|
|
|
|
|
|
|
|
#define MIDR_PRIMARY_PART_MASK 0xFF0FFFF0
|
|
|
|
|
|
|
|
|
|
/* ID_PFR1 feature fields */
|
|
|
|
|
#define CPUID_ARM_SEC_SHIFT 4
|
|
|
|
|
#define CPUID_ARM_SEC_MASK (0xF << CPUID_ARM_SEC_SHIFT)
|
|
|
|
|
#define CPUID_ARM_VIRT_SHIFT 12
|
|
|
|
|
#define CPUID_ARM_VIRT_MASK (0xF << CPUID_ARM_VIRT_SHIFT)
|
|
|
|
|
#define CPUID_ARM_GENTIMER_SHIFT 16
|
|
|
|
|
#define CPUID_ARM_GENTIMER_MASK (0xF << CPUID_ARM_GENTIMER_SHIFT)
|
|
|
|
|
|
|
|
|
|
/* valid bits in CBAR register / PERIPHBASE value */
|
|
|
|
|
#define CBAR_MASK 0xFFFF8000
|
|
|
|
|
|
2011-06-16 23:30:47 +00:00
|
|
|
/* CCSIDR */
|
|
|
|
|
#define CCSIDR_LINE_SIZE_OFFSET 0
|
|
|
|
|
#define CCSIDR_LINE_SIZE_MASK 0x7
|
|
|
|
|
#define CCSIDR_ASSOCIATIVITY_OFFSET 3
|
|
|
|
|
#define CCSIDR_ASSOCIATIVITY_MASK (0x3FF << 3)
|
|
|
|
|
#define CCSIDR_NUM_SETS_OFFSET 13
|
|
|
|
|
#define CCSIDR_NUM_SETS_MASK (0x7FFF << 13)
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Values for InD field in CSSELR
|
|
|
|
|
* Selects the type of cache
|
|
|
|
|
*/
|
|
|
|
|
#define ARMV7_CSSELR_IND_DATA_UNIFIED 0
|
|
|
|
|
#define ARMV7_CSSELR_IND_INSTRUCTION 1
|
|
|
|
|
|
|
|
|
|
/* Values for Ctype fields in CLIDR */
|
|
|
|
|
#define ARMV7_CLIDR_CTYPE_NO_CACHE 0
|
|
|
|
|
#define ARMV7_CLIDR_CTYPE_INSTRUCTION_ONLY 1
|
|
|
|
|
#define ARMV7_CLIDR_CTYPE_DATA_ONLY 2
|
|
|
|
|
#define ARMV7_CLIDR_CTYPE_INSTRUCTION_DATA 3
|
|
|
|
|
#define ARMV7_CLIDR_CTYPE_UNIFIED 4
|
|
|
|
|
|
2013-09-19 16:06:39 +00:00
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
#include <linux/types.h>
|
|
|
|
|
|
2011-06-16 23:30:47 +00:00
|
|
|
/*
|
|
|
|
|
* CP15 Barrier instructions
|
|
|
|
|
* Please note that we have separate barrier instructions in ARMv7
|
|
|
|
|
* However, we use the CP15 based instructtions because we use
|
|
|
|
|
* -march=armv5 in U-Boot
|
|
|
|
|
*/
|
|
|
|
|
#define CP15ISB asm volatile ("mcr p15, 0, %0, c7, c5, 4" : : "r" (0))
|
|
|
|
|
#define CP15DSB asm volatile ("mcr p15, 0, %0, c7, c10, 4" : : "r" (0))
|
|
|
|
|
#define CP15DMB asm volatile ("mcr p15, 0, %0, c7, c10, 5" : : "r" (0))
|
|
|
|
|
|
|
|
|
|
void v7_outer_cache_enable(void);
|
|
|
|
|
void v7_outer_cache_disable(void);
|
|
|
|
|
void v7_outer_cache_flush_all(void);
|
|
|
|
|
void v7_outer_cache_inval_all(void);
|
|
|
|
|
void v7_outer_cache_flush_range(u32 start, u32 end);
|
|
|
|
|
void v7_outer_cache_inval_range(u32 start, u32 end);
|
|
|
|
|
|
2013-09-19 16:06:45 +00:00
|
|
|
#if defined(CONFIG_ARMV7_NONSEC) || defined(CONFIG_ARMV7_VIRT)
|
2013-09-19 16:06:42 +00:00
|
|
|
|
|
|
|
|
int armv7_switch_nonsec(void);
|
2013-09-19 16:06:45 +00:00
|
|
|
int armv7_switch_hyp(void);
|
2013-09-19 16:06:42 +00:00
|
|
|
|
ARM: add assembly routine to switch to non-secure state
While actually switching to non-secure state is one thing, another
part of this process is to make sure that we still have full access
to the interrupt controller (GIC).
The GIC is fully aware of secure vs. non-secure state, some
registers are banked, others may be configured to be accessible from
secure state only.
To be as generic as possible, we get the GIC memory mapped address
based on the PERIPHBASE value in the CBAR register. Since this
register is not architecturally defined, we check the MIDR before to
be from an A15 or A7.
For CPUs not having the CBAR or boards with wrong information herein
we allow providing the base address as a configuration variable.
Now that we know the GIC address, we:
a) allow private interrupts to be delivered to the core
(GICD_IGROUPR0 = 0xFFFFFFFF)
b) enable the CPU interface (GICC_CTLR[0] = 1)
c) set the priority filter to allow non-secure interrupts
(GICC_PMR = 0xFF)
Also we allow access to all coprocessor interfaces from non-secure
state by writing the appropriate bits in the NSACR register.
The generic timer base frequency register is only accessible from
secure state, so we have to program it now. Actually this should be
done from primary firmware before, but some boards seems to omit
this, so if needed we do this here with a board specific value.
The Versatile Express board does not need this, so we remove the
frequency from the configuration file here.
After having switched to non-secure state, we also enable the
non-secure GIC CPU interface, since this register is banked.
Since we need to call this routine also directly from the smp_pen
later (where we don't have any stack), we can only use caller saved
registers r0-r3 and r12 to not mess with the compiler.
Signed-off-by: Andre Przywara <andre.przywara@linaro.org>
2013-09-19 16:06:41 +00:00
|
|
|
/* defined in assembly file */
|
|
|
|
|
unsigned int _nonsec_init(void);
|
2013-09-19 16:06:44 +00:00
|
|
|
void _smp_pen(void);
|
2013-09-19 16:06:45 +00:00
|
|
|
void _switch_to_hyp(void);
|
|
|
|
|
#endif /* CONFIG_ARMV7_NONSEC || CONFIG_ARMV7_VIRT */
|
ARM: add assembly routine to switch to non-secure state
While actually switching to non-secure state is one thing, another
part of this process is to make sure that we still have full access
to the interrupt controller (GIC).
The GIC is fully aware of secure vs. non-secure state, some
registers are banked, others may be configured to be accessible from
secure state only.
To be as generic as possible, we get the GIC memory mapped address
based on the PERIPHBASE value in the CBAR register. Since this
register is not architecturally defined, we check the MIDR before to
be from an A15 or A7.
For CPUs not having the CBAR or boards with wrong information herein
we allow providing the base address as a configuration variable.
Now that we know the GIC address, we:
a) allow private interrupts to be delivered to the core
(GICD_IGROUPR0 = 0xFFFFFFFF)
b) enable the CPU interface (GICC_CTLR[0] = 1)
c) set the priority filter to allow non-secure interrupts
(GICC_PMR = 0xFF)
Also we allow access to all coprocessor interfaces from non-secure
state by writing the appropriate bits in the NSACR register.
The generic timer base frequency register is only accessible from
secure state, so we have to program it now. Actually this should be
done from primary firmware before, but some boards seems to omit
this, so if needed we do this here with a board specific value.
The Versatile Express board does not need this, so we remove the
frequency from the configuration file here.
After having switched to non-secure state, we also enable the
non-secure GIC CPU interface, since this register is banked.
Since we need to call this routine also directly from the smp_pen
later (where we don't have any stack), we can only use caller saved
registers r0-r3 and r12 to not mess with the compiler.
Signed-off-by: Andre Przywara <andre.przywara@linaro.org>
2013-09-19 16:06:41 +00:00
|
|
|
|
2013-09-19 16:06:39 +00:00
|
|
|
#endif /* ! __ASSEMBLY__ */
|
|
|
|
|
|
2011-06-16 23:30:47 +00:00
|
|
|
#endif
|
