mirror of
https://github.com/AsahiLinux/u-boot
synced 2025-03-17 15:27:00 +00:00
omap4: add omap4460 revision detection
Signed-off-by: Aneesh V <aneesh@ti.com> Signed-off-by: Sandeep Paulraj <s-paulraj@ti.com>
This commit is contained in:
parent
3decb14abe
commit
5ab12a9eeb
3 changed files with 5 additions and 0 deletions
|
@ -140,6 +140,9 @@ static void init_omap4_revision(void)
|
|||
case MIDR_CORTEX_A9_R1P3:
|
||||
*omap4_revision = OMAP4430_ES2_3;
|
||||
break;
|
||||
case MIDR_CORTEX_A9_R2P10:
|
||||
*omap4_revision = OMAP4460_ES1_0;
|
||||
break;
|
||||
default:
|
||||
*omap4_revision = OMAP4430_SILICON_ID_INVALID;
|
||||
break;
|
||||
|
|
|
@ -143,6 +143,7 @@ struct s32ktimer {
|
|||
#define OMAP4430_ES2_1 0x44300210
|
||||
#define OMAP4430_ES2_2 0x44300220
|
||||
#define OMAP4430_ES2_3 0x44300230
|
||||
#define OMAP4460_ES1_0 0x44600100
|
||||
|
||||
/* ROM code defines */
|
||||
/* Boot device */
|
||||
|
|
|
@ -29,6 +29,7 @@
|
|||
#define MIDR_CORTEX_A9_R0P1 0x410FC091
|
||||
#define MIDR_CORTEX_A9_R1P2 0x411FC092
|
||||
#define MIDR_CORTEX_A9_R1P3 0x411FC093
|
||||
#define MIDR_CORTEX_A9_R2P10 0x412FC09A
|
||||
|
||||
/* CCSIDR */
|
||||
#define CCSIDR_LINE_SIZE_OFFSET 0
|
||||
|
|
Loading…
Add table
Reference in a new issue