2015-03-12 13:24:39 +09:00
|
|
|
CONFIG_ARM=y
|
2015-04-21 20:38:20 +09:00
|
|
|
CONFIG_ARCH_SOCFPGA=y
|
2015-08-19 09:33:42 -06:00
|
|
|
CONFIG_SYS_MALLOC_F_LEN=0x2000
|
2015-09-28 05:14:15 -07:00
|
|
|
CONFIG_SPL_DM=y
|
|
|
|
CONFIG_DM_GPIO=y
|
2015-08-02 21:57:57 +02:00
|
|
|
CONFIG_TARGET_SOCFPGA_CYCLONE5_SOCDK=y
|
2015-11-11 21:39:33 +08:00
|
|
|
CONFIG_SPL_STACK_R_ADDR=0x00800000
|
2014-12-30 21:05:53 +01:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_socdk"
|
2015-05-12 14:46:24 -05:00
|
|
|
CONFIG_SPL=y
|
2016-01-08 03:00:48 +10:00
|
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
2015-08-19 09:33:42 -06:00
|
|
|
CONFIG_SPL_STACK_R=y
|
2015-06-22 16:15:30 -05:00
|
|
|
# CONFIG_CMD_IMLS is not set
|
|
|
|
# CONFIG_CMD_FLASH is not set
|
2015-11-11 21:39:33 +08:00
|
|
|
CONFIG_CMD_GPIO=y
|
2015-12-22 04:16:01 +01:00
|
|
|
CONFIG_SPL_SIMPLE_BUS=y
|
2015-09-28 05:14:15 -07:00
|
|
|
CONFIG_DWAPB_GPIO=y
|
2015-06-22 16:15:29 -05:00
|
|
|
CONFIG_SPI_FLASH=y
|
2015-11-25 05:34:54 -08:00
|
|
|
CONFIG_SPI_FLASH_SPANSION=y
|
|
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
2015-07-25 18:47:02 +02:00
|
|
|
CONFIG_DM_ETH=y
|
2015-04-05 16:07:34 -06:00
|
|
|
CONFIG_ETH_DESIGNWARE=y
|
2015-11-19 21:48:14 +08:00
|
|
|
CONFIG_SYS_NS16550=y
|
2015-11-25 05:34:53 -08:00
|
|
|
CONFIG_CADENCE_QSPI=y
|
|
|
|
CONFIG_DESIGNWARE_SPI=y
|
2015-11-30 20:40:07 +01:00
|
|
|
CONFIG_DM_MMC=y
|
2015-12-05 19:24:22 +01:00
|
|
|
CONFIG_USB=y
|
|
|
|
CONFIG_DM_USB=y
|
2015-12-22 15:32:27 +08:00
|
|
|
# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
|