2015-03-12 04:24:39 +00:00
|
|
|
CONFIG_ARM=y
|
2015-04-21 11:38:20 +00:00
|
|
|
CONFIG_ARCH_SOCFPGA=y
|
2015-03-12 04:24:39 +00:00
|
|
|
CONFIG_TARGET_SOCFPGA_CYCLONE5=y
|
2014-12-30 20:05:53 +00:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_socdk"
|
2015-05-12 19:46:24 +00:00
|
|
|
CONFIG_SPL=y
|
2015-06-22 21:15:30 +00:00
|
|
|
# CONFIG_CMD_IMLS is not set
|
|
|
|
# CONFIG_CMD_FLASH is not set
|
2015-05-12 19:46:24 +00:00
|
|
|
CONFIG_OF_CONTROL=y
|
2015-08-11 22:31:54 +00:00
|
|
|
CONFIG_SPL_OF_CONTROL=y
|
2015-06-22 21:15:29 +00:00
|
|
|
CONFIG_SPI_FLASH=y
|
2015-07-25 16:47:02 +00:00
|
|
|
CONFIG_DM_ETH=y
|
2015-06-22 21:15:29 +00:00
|
|
|
CONFIG_NETDEVICES=y
|
2015-04-05 22:07:34 +00:00
|
|
|
CONFIG_ETH_DESIGNWARE=y
|
2015-07-09 22:04:23 +00:00
|
|
|
CONFIG_SPL_DM=y
|
|
|
|
CONFIG_SPL_MMC_SUPPORT=y
|
2015-07-21 05:50:03 +00:00
|
|
|
CONFIG_DM_SEQ_ALIAS=y
|
|
|
|
CONFIG_SPL_SIMPLE_BUS=y
|
|
|
|
CONFIG_DM_SPI=y
|
|
|
|
CONFIG_DM_SPI_FLASH=y
|
|
|
|
CONFIG_SPL_SPI_SUPPORT=y
|
2015-07-12 13:23:28 +00:00
|
|
|
CONFIG_SPL_STACK_R=y
|
|
|
|
CONFIG_SPL_STACK_R_ADDR=0x00800000
|
|
|
|
CONFIG_SYS_MALLOC_F_LEN=0x2000
|