2015-03-12 04:24:39 +00:00
|
|
|
CONFIG_ARM=y
|
2015-04-21 11:38:20 +00:00
|
|
|
CONFIG_ARCH_SOCFPGA=y
|
2015-08-19 15:33:42 +00:00
|
|
|
CONFIG_SYS_MALLOC_F_LEN=0x2000
|
2015-09-28 12:14:15 +00:00
|
|
|
CONFIG_SPL_DM=y
|
|
|
|
CONFIG_DM_GPIO=y
|
2015-08-02 19:57:57 +00:00
|
|
|
CONFIG_TARGET_SOCFPGA_CYCLONE5_SOCDK=y
|
2015-11-11 13:39:33 +00:00
|
|
|
CONFIG_SPL_STACK_R_ADDR=0x00800000
|
2014-12-30 20:05:53 +00:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_socdk"
|
2015-05-12 19:46:24 +00:00
|
|
|
CONFIG_SPL=y
|
2015-08-19 15:33:42 +00:00
|
|
|
CONFIG_SPL_STACK_R=y
|
2015-06-22 21:15:30 +00:00
|
|
|
# CONFIG_CMD_IMLS is not set
|
|
|
|
# CONFIG_CMD_FLASH is not set
|
2015-11-11 13:39:33 +00:00
|
|
|
CONFIG_CMD_GPIO=y
|
2015-09-28 12:14:15 +00:00
|
|
|
CONFIG_DWAPB_GPIO=y
|
2015-06-22 21:15:29 +00:00
|
|
|
CONFIG_SPI_FLASH=y
|
2015-07-25 16:47:02 +00:00
|
|
|
CONFIG_DM_ETH=y
|
2015-04-05 22:07:34 +00:00
|
|
|
CONFIG_ETH_DESIGNWARE=y
|
2015-11-19 13:48:14 +00:00
|
|
|
CONFIG_SYS_NS16550=y
|