2021-04-25 19:10:40 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2018-01-08 16:09:45 +00:00
|
|
|
/*
|
|
|
|
* R-Car Gen3 Clock Pulse Generator
|
|
|
|
*
|
2021-04-25 19:10:40 +00:00
|
|
|
* Copyright (C) 2015-2018 Glider bvba
|
|
|
|
* Copyright (C) 2018 Renesas Electronics Corp.
|
2018-01-08 16:09:45 +00:00
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CLK_RENESAS_RCAR_GEN3_CPG_H__
|
|
|
|
#define __CLK_RENESAS_RCAR_GEN3_CPG_H__
|
|
|
|
|
|
|
|
enum rcar_gen3_clk_types {
|
|
|
|
CLK_TYPE_GEN3_MAIN = CLK_TYPE_CUSTOM,
|
|
|
|
CLK_TYPE_GEN3_PLL0,
|
|
|
|
CLK_TYPE_GEN3_PLL1,
|
|
|
|
CLK_TYPE_GEN3_PLL2,
|
|
|
|
CLK_TYPE_GEN3_PLL3,
|
|
|
|
CLK_TYPE_GEN3_PLL4,
|
2023-01-26 20:01:49 +00:00
|
|
|
CLK_TYPE_GEN3_SDH,
|
2018-01-08 16:09:45 +00:00
|
|
|
CLK_TYPE_GEN3_SD,
|
|
|
|
CLK_TYPE_GEN3_R,
|
2019-03-04 20:38:10 +00:00
|
|
|
CLK_TYPE_GEN3_MDSEL, /* Select parent/divider using mode pin */
|
|
|
|
CLK_TYPE_GEN3_Z,
|
|
|
|
CLK_TYPE_GEN3_OSC, /* OSC EXTAL predivider and fixed divider */
|
|
|
|
CLK_TYPE_GEN3_RCKSEL, /* Select parent/divider using RCKCR.CKSEL */
|
|
|
|
CLK_TYPE_GEN3_RPCSRC,
|
2023-01-26 20:01:55 +00:00
|
|
|
CLK_TYPE_GEN3_D3_RPCSRC,
|
2021-04-25 19:10:40 +00:00
|
|
|
CLK_TYPE_GEN3_E3_RPCSRC,
|
2019-03-04 20:38:10 +00:00
|
|
|
CLK_TYPE_GEN3_RPC,
|
|
|
|
CLK_TYPE_GEN3_RPCD2,
|
2020-08-11 03:46:34 +00:00
|
|
|
|
2023-01-26 20:01:56 +00:00
|
|
|
CLK_TYPE_GEN4_MAIN,
|
|
|
|
CLK_TYPE_GEN4_PLL1,
|
|
|
|
CLK_TYPE_GEN4_PLL2X_3X, /* PLL[23][01] */
|
|
|
|
CLK_TYPE_GEN4_PLL5,
|
|
|
|
CLK_TYPE_GEN4_SDH,
|
|
|
|
CLK_TYPE_GEN4_SD,
|
|
|
|
CLK_TYPE_GEN4_MDSEL, /* Select parent/divider using mode pin */
|
|
|
|
CLK_TYPE_GEN4_Z,
|
|
|
|
CLK_TYPE_GEN4_OSC, /* OSC EXTAL predivider and fixed divider */
|
|
|
|
CLK_TYPE_GEN4_RPCSRC,
|
|
|
|
CLK_TYPE_GEN4_RPC,
|
|
|
|
CLK_TYPE_GEN4_RPCD2,
|
2019-03-04 20:38:10 +00:00
|
|
|
|
|
|
|
/* SoC specific definitions start here */
|
|
|
|
CLK_TYPE_GEN3_SOC_BASE,
|
2018-01-08 16:09:45 +00:00
|
|
|
};
|
|
|
|
|
2023-01-26 20:01:49 +00:00
|
|
|
#define DEF_GEN3_SDH(_name, _id, _parent, _offset) \
|
|
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN3_SDH, _parent, .offset = _offset)
|
|
|
|
|
2018-01-08 16:09:45 +00:00
|
|
|
#define DEF_GEN3_SD(_name, _id, _parent, _offset) \
|
|
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN3_SD, _parent, .offset = _offset)
|
2019-03-04 20:38:10 +00:00
|
|
|
|
|
|
|
#define DEF_GEN3_MDSEL(_name, _id, _md, _parent0, _div0, _parent1, _div1) \
|
|
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN3_MDSEL, \
|
|
|
|
(_parent0) << 16 | (_parent1), \
|
|
|
|
.div = (_div0) << 16 | (_div1), .offset = _md)
|
|
|
|
|
2018-01-08 16:09:45 +00:00
|
|
|
#define DEF_GEN3_PE(_name, _id, _parent_sscg, _div_sscg, _parent_clean, \
|
|
|
|
_div_clean) \
|
2019-03-04 20:38:10 +00:00
|
|
|
DEF_GEN3_MDSEL(_name, _id, 12, _parent_sscg, _div_sscg, \
|
|
|
|
_parent_clean, _div_clean)
|
|
|
|
|
|
|
|
#define DEF_GEN3_OSC(_name, _id, _parent, _div) \
|
|
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN3_OSC, _parent, .div = _div)
|
|
|
|
|
|
|
|
#define DEF_GEN3_RCKSEL(_name, _id, _parent0, _div0, _parent1, _div1) \
|
|
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN3_RCKSEL, \
|
|
|
|
(_parent0) << 16 | (_parent1), .div = (_div0) << 16 | (_div1))
|
|
|
|
|
2020-06-30 14:30:08 +00:00
|
|
|
#define DEF_GEN3_Z(_name, _id, _type, _parent, _div, _offset) \
|
|
|
|
DEF_BASE(_name, _id, _type, _parent, .div = _div, .offset = _offset)
|
2018-01-08 16:09:45 +00:00
|
|
|
|
2023-01-26 20:01:55 +00:00
|
|
|
#define DEF_FIXED_RPCSRC_D3(_name, _id, _parent0, _parent1) \
|
|
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN3_D3_RPCSRC, \
|
|
|
|
(_parent0) << 16 | (_parent1), .div = 5)
|
|
|
|
|
2021-04-25 19:10:40 +00:00
|
|
|
#define DEF_FIXED_RPCSRC_E3(_name, _id, _parent0, _parent1) \
|
|
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN3_E3_RPCSRC, \
|
|
|
|
(_parent0) << 16 | (_parent1), .div = 8)
|
|
|
|
|
2023-01-26 20:01:56 +00:00
|
|
|
#define DEF_GEN4_SDH(_name, _id, _parent, _offset) \
|
|
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN4_SDH, _parent, .offset = _offset)
|
|
|
|
|
|
|
|
#define DEF_GEN4_SD(_name, _id, _parent, _offset) \
|
|
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN4_SD, _parent, .offset = _offset)
|
|
|
|
|
|
|
|
#define DEF_GEN4_MDSEL(_name, _id, _md, _parent0, _div0, _parent1, _div1) \
|
|
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN4_MDSEL, \
|
|
|
|
(_parent0) << 16 | (_parent1), \
|
|
|
|
.div = (_div0) << 16 | (_div1), .offset = _md)
|
|
|
|
|
|
|
|
#define DEF_GEN4_OSC(_name, _id, _parent, _div) \
|
|
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN4_OSC, _parent, .div = _div)
|
|
|
|
|
|
|
|
#define DEF_GEN4_Z(_name, _id, _type, _parent, _div, _offset) \
|
|
|
|
DEF_BASE(_name, _id, _type, _parent, .div = _div, .offset = _offset)
|
|
|
|
|
2018-01-08 16:09:45 +00:00
|
|
|
struct rcar_gen3_cpg_pll_config {
|
|
|
|
u8 extal_div;
|
|
|
|
u8 pll1_mult;
|
|
|
|
u8 pll1_div;
|
|
|
|
u8 pll3_mult;
|
|
|
|
u8 pll3_div;
|
2019-03-04 20:38:10 +00:00
|
|
|
u8 osc_prediv;
|
2021-04-27 17:52:53 +00:00
|
|
|
u8 pll5_mult;
|
|
|
|
u8 pll5_div;
|
2018-01-08 16:09:45 +00:00
|
|
|
};
|
|
|
|
|
2021-04-25 19:53:05 +00:00
|
|
|
#define CPG_RST_MODEMR 0x060
|
|
|
|
|
2023-01-29 01:50:22 +00:00
|
|
|
#define CPG_SDCKCR_STPnHCK BIT(9)
|
|
|
|
#define CPG_SDCKCR_STPnCK BIT(8)
|
|
|
|
#define CPG_SDCKCR_SRCFC_MASK GENMASK(4, 2)
|
|
|
|
#define CPG_SDCKCR_FC_MASK GENMASK(1, 0)
|
|
|
|
|
2019-03-04 20:38:10 +00:00
|
|
|
#define CPG_RPCCKCR 0x238
|
2023-01-26 20:06:03 +00:00
|
|
|
#define CPG_RPCCKCR_DIV_POST_MASK GENMASK(4, 3)
|
|
|
|
#define CPG_RPCCKCR_DIV_PRE_MASK GENMASK(2, 0)
|
|
|
|
|
2018-01-08 16:09:45 +00:00
|
|
|
#define CPG_RCKCR 0x240
|
|
|
|
|
|
|
|
struct gen3_clk_priv {
|
|
|
|
void __iomem *base;
|
|
|
|
struct cpg_mssr_info *info;
|
|
|
|
struct clk clk_extal;
|
|
|
|
struct clk clk_extalr;
|
2018-05-31 17:47:42 +00:00
|
|
|
bool sscg;
|
2018-01-08 16:09:45 +00:00
|
|
|
const struct rcar_gen3_cpg_pll_config *cpg_pll_config;
|
|
|
|
};
|
|
|
|
|
2023-01-26 20:02:03 +00:00
|
|
|
int gen3_cpg_bind(struct udevice *parent);
|
2018-01-08 16:09:45 +00:00
|
|
|
|
|
|
|
extern const struct clk_ops gen3_clk_ops;
|
|
|
|
|
|
|
|
#endif
|