2014-07-30 05:08:14 +00:00
|
|
|
CONFIG_PPC=y
|
2018-02-03 17:10:38 +00:00
|
|
|
CONFIG_SYS_TEXT_BASE=0xFE000000
|
2021-11-01 12:19:22 +00:00
|
|
|
CONFIG_SYS_MALLOC_LEN=0x80000
|
2019-11-19 01:02:10 +00:00
|
|
|
CONFIG_ENV_SIZE=0x4000
|
|
|
|
CONFIG_ENV_SECT_SIZE=0x10000
|
2021-03-02 14:36:23 +00:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="mpc8379erdb"
|
2021-06-28 14:17:29 +00:00
|
|
|
CONFIG_SYS_CLK_FREQ=66666667
|
2014-07-30 05:08:14 +00:00
|
|
|
CONFIG_MPC83xx=y
|
2019-01-21 08:17:56 +00:00
|
|
|
CONFIG_HIGH_BATS=y
|
2014-07-30 05:08:14 +00:00
|
|
|
CONFIG_TARGET_MPC837XERDB=y
|
2019-01-21 08:17:54 +00:00
|
|
|
CONFIG_DDR_MC_CLOCK_MODE_1_1=y
|
|
|
|
CONFIG_SYSTEM_PLL_FACTOR_5_1=y
|
|
|
|
CONFIG_CORE_PLL_RATIO_2_1=y
|
|
|
|
CONFIG_PCI_HOST_MODE_ENABLE=y
|
|
|
|
CONFIG_PCI_INT_ARBITER1_ENABLE=y
|
|
|
|
CONFIG_BOOT_MEMORY_SPACE_LOW=y
|
|
|
|
CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
|
|
|
|
CONFIG_TSEC1_MODE_RGMII=y
|
|
|
|
CONFIG_TSEC2_MODE_RGMII=y
|
|
|
|
CONFIG_LDP_PIN_MUX_STATE_0=y
|
2019-01-21 08:17:57 +00:00
|
|
|
CONFIG_BAT0=y
|
|
|
|
CONFIG_BAT0_NAME="SDRAM_LOWER"
|
|
|
|
CONFIG_BAT0_BASE=0x00000000
|
|
|
|
CONFIG_BAT0_LENGTH_256_MBYTES=y
|
|
|
|
CONFIG_BAT0_ACCESS_RW=y
|
|
|
|
CONFIG_BAT0_ICACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT0_DCACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT0_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT1=y
|
|
|
|
CONFIG_BAT1_NAME="SDRAM_UPPER"
|
|
|
|
CONFIG_BAT1_BASE=0x10000000
|
|
|
|
CONFIG_BAT1_LENGTH_256_MBYTES=y
|
|
|
|
CONFIG_BAT1_ACCESS_RW=y
|
|
|
|
CONFIG_BAT1_ICACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT1_DCACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT1_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT2=y
|
|
|
|
CONFIG_BAT2_NAME="IMMR"
|
|
|
|
CONFIG_BAT2_BASE=0xE0000000
|
|
|
|
CONFIG_BAT2_LENGTH_8_MBYTES=y
|
|
|
|
CONFIG_BAT2_ACCESS_RW=y
|
|
|
|
CONFIG_BAT2_ICACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT2_ICACHE_GUARDED=y
|
|
|
|
CONFIG_BAT2_DCACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT2_DCACHE_GUARDED=y
|
|
|
|
CONFIG_BAT2_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT3=y
|
|
|
|
CONFIG_BAT3_NAME="L2_SWITCH"
|
|
|
|
CONFIG_BAT3_BASE=0xF0000000
|
|
|
|
CONFIG_BAT3_ACCESS_RW=y
|
|
|
|
CONFIG_BAT3_ICACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT3_ICACHE_GUARDED=y
|
|
|
|
CONFIG_BAT3_DCACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT3_DCACHE_GUARDED=y
|
|
|
|
CONFIG_BAT3_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT4=y
|
|
|
|
CONFIG_BAT4_NAME="FLASH"
|
|
|
|
CONFIG_BAT4_BASE=0xFE000000
|
|
|
|
CONFIG_BAT4_LENGTH_32_MBYTES=y
|
|
|
|
CONFIG_BAT4_ACCESS_RW=y
|
|
|
|
CONFIG_BAT4_ICACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT4_DCACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT4_DCACHE_GUARDED=y
|
|
|
|
CONFIG_BAT4_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT4_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT5=y
|
|
|
|
CONFIG_BAT5_NAME="STACH_IN_DCACHE"
|
|
|
|
CONFIG_BAT5_BASE=0xE6000000
|
|
|
|
CONFIG_BAT5_ACCESS_RW=y
|
|
|
|
CONFIG_BAT5_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT6=y
|
|
|
|
CONFIG_BAT6_NAME="PCI_MEM"
|
|
|
|
CONFIG_BAT6_BASE=0x80000000
|
|
|
|
CONFIG_BAT6_LENGTH_256_MBYTES=y
|
|
|
|
CONFIG_BAT6_ACCESS_RW=y
|
|
|
|
CONFIG_BAT6_ICACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT6_DCACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT6_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT6_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT7=y
|
|
|
|
CONFIG_BAT7_NAME="PCI_MMIO"
|
|
|
|
CONFIG_BAT7_BASE=0x90000000
|
|
|
|
CONFIG_BAT7_LENGTH_256_MBYTES=y
|
|
|
|
CONFIG_BAT7_ACCESS_RW=y
|
|
|
|
CONFIG_BAT7_ICACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT7_ICACHE_GUARDED=y
|
|
|
|
CONFIG_BAT7_DCACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT7_DCACHE_GUARDED=y
|
|
|
|
CONFIG_BAT7_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT7_SUPERVISOR_MODE_VALID=y
|
2019-01-21 08:17:58 +00:00
|
|
|
CONFIG_LBLAW0=y
|
|
|
|
CONFIG_LBLAW0_BASE=0xFE000000
|
|
|
|
CONFIG_LBLAW0_NAME="FLASH"
|
|
|
|
CONFIG_LBLAW0_LENGTH_8_MBYTES=y
|
|
|
|
CONFIG_LBLAW1=y
|
|
|
|
CONFIG_LBLAW1_BASE=0xE0600000
|
|
|
|
CONFIG_LBLAW1_NAME="NAND"
|
|
|
|
CONFIG_LBLAW1_LENGTH_32_KBYTES=y
|
|
|
|
CONFIG_LBLAW2=y
|
|
|
|
CONFIG_LBLAW2_BASE=0xF0000000
|
|
|
|
CONFIG_LBLAW2_NAME="VSC7385"
|
|
|
|
CONFIG_LBLAW2_LENGTH_128_KBYTES=y
|
2019-05-26 18:45:25 +00:00
|
|
|
CONFIG_ELBC_BR0_OR0=y
|
|
|
|
CONFIG_BR0_OR0_NAME="FLASH"
|
|
|
|
CONFIG_BR0_OR0_BASE=0xFE000000
|
|
|
|
CONFIG_BR0_PORTSIZE_16BIT=y
|
|
|
|
CONFIG_OR0_AM_8_MBYTES=y
|
|
|
|
CONFIG_OR0_SCY_9=y
|
|
|
|
CONFIG_OR0_XACS_EXTENDED=y
|
|
|
|
CONFIG_OR0_EHTR_1_CYCLE=y
|
|
|
|
CONFIG_OR0_EAD_EXTRA=y
|
|
|
|
CONFIG_ELBC_BR1_OR1=y
|
|
|
|
CONFIG_BR1_OR1_NAME="NAND"
|
|
|
|
CONFIG_BR1_OR1_BASE=0xE0600000
|
|
|
|
CONFIG_BR1_ERRORCHECKING_BOTH=y
|
|
|
|
CONFIG_BR1_MACHINE_FCM=y
|
|
|
|
CONFIG_OR1_SCY_1=y
|
|
|
|
CONFIG_OR1_CSCT_8_CYCLE=y
|
|
|
|
CONFIG_OR1_CST_ONE_CLOCK=y
|
|
|
|
CONFIG_OR1_CHT_TWO_CLOCK=y
|
|
|
|
CONFIG_OR1_TRLX_RELAXED=y
|
|
|
|
CONFIG_OR1_EHTR_8_CYCLE=y
|
|
|
|
CONFIG_ELBC_BR2_OR2=y
|
|
|
|
CONFIG_BR2_OR2_NAME="VSC7385"
|
|
|
|
CONFIG_BR2_OR2_BASE=0xF0000000
|
|
|
|
CONFIG_OR2_AM_128_KBYTES=y
|
|
|
|
CONFIG_OR2_SCY_15=y
|
|
|
|
CONFIG_OR2_CSNT_EARLIER=y
|
|
|
|
CONFIG_OR2_XACS_EXTENDED=y
|
|
|
|
CONFIG_OR2_SETA_EXTERNAL=y
|
|
|
|
CONFIG_OR2_TRLX_RELAXED=y
|
|
|
|
CONFIG_OR2_EHTR_8_CYCLE=y
|
|
|
|
CONFIG_OR2_EAD_EXTRA=y
|
2019-01-21 08:18:09 +00:00
|
|
|
CONFIG_HID0_FINAL_EMCP=y
|
|
|
|
CONFIG_HID0_FINAL_ICE=y
|
|
|
|
CONFIG_HID2_HBE=y
|
2019-01-21 08:18:12 +00:00
|
|
|
CONFIG_ACR_PIPE_DEP_4=y
|
|
|
|
CONFIG_ACR_RPTCNT_4=y
|
2019-01-21 08:18:13 +00:00
|
|
|
CONFIG_SPCR_TSECEP_3=y
|
2019-05-26 18:45:25 +00:00
|
|
|
CONFIG_LCRR_DBYP_PLL_BYPASSED=y
|
|
|
|
CONFIG_LCRR_CLKDIV_8=y
|
2016-02-23 05:55:43 +00:00
|
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
|
|
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
2019-01-21 08:17:53 +00:00
|
|
|
CONFIG_SYS_EXTRA_OPTIONS="PCIE"
|
2016-06-07 06:31:14 +00:00
|
|
|
CONFIG_BOOTDELAY=6
|
2021-05-11 18:18:02 +00:00
|
|
|
CONFIG_BOARD_LATE_INIT=y
|
2018-07-29 18:13:29 +00:00
|
|
|
CONFIG_MISC_INIT_R=y
|
2021-05-11 18:18:02 +00:00
|
|
|
CONFIG_PCI_INIT_R=y
|
2016-04-22 01:37:19 +00:00
|
|
|
CONFIG_HUSH_PARSER=y
|
2017-10-08 18:48:01 +00:00
|
|
|
CONFIG_CMD_IMLS=y
|
2016-04-22 20:41:25 +00:00
|
|
|
CONFIG_CMD_I2C=y
|
2017-08-14 23:58:53 +00:00
|
|
|
CONFIG_CMD_MMC=y
|
2017-08-04 22:34:34 +00:00
|
|
|
CONFIG_CMD_PCI=y
|
2017-08-14 23:58:53 +00:00
|
|
|
CONFIG_CMD_SATA=y
|
|
|
|
CONFIG_CMD_USB=y
|
2015-06-22 21:15:30 +00:00
|
|
|
# CONFIG_CMD_SETEXPR is not set
|
2016-04-24 21:29:26 +00:00
|
|
|
CONFIG_CMD_MII=y
|
2016-04-22 20:41:25 +00:00
|
|
|
CONFIG_CMD_PING=y
|
2017-04-29 03:20:28 +00:00
|
|
|
CONFIG_CMD_DATE=y
|
2016-04-24 21:29:26 +00:00
|
|
|
CONFIG_CMD_EXT2=y
|
|
|
|
CONFIG_CMD_FAT=y
|
2020-04-04 05:16:47 +00:00
|
|
|
CONFIG_OF_CONTROL=y
|
2021-03-02 14:36:23 +00:00
|
|
|
CONFIG_ENV_OVERWRITE=y
|
2019-11-19 01:02:10 +00:00
|
|
|
CONFIG_ENV_ADDR=0xFE080000
|
2020-04-04 05:16:47 +00:00
|
|
|
CONFIG_DM=y
|
2017-12-08 13:36:17 +00:00
|
|
|
CONFIG_FSL_SATA=y
|
2021-08-19 03:12:24 +00:00
|
|
|
CONFIG_SYS_I2C_LEGACY=y
|
2021-08-19 03:12:35 +00:00
|
|
|
CONFIG_SYS_I2C_FSL=y
|
|
|
|
CONFIG_SYS_FSL_I2C_OFFSET=0x3000
|
|
|
|
CONFIG_SYS_I2C_SLAVE=0x7F
|
|
|
|
CONFIG_SYS_I2C_SPEED=400000
|
2018-03-28 12:38:19 +00:00
|
|
|
CONFIG_FSL_ESDHC=y
|
2017-02-11 13:43:54 +00:00
|
|
|
CONFIG_MTD_NOR_FLASH=y
|
2018-10-14 20:10:50 +00:00
|
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
|
|
CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
|
|
|
|
CONFIG_SYS_FLASH_PROTECTION=y
|
|
|
|
CONFIG_SYS_FLASH_CFI=y
|
2021-05-11 18:18:02 +00:00
|
|
|
CONFIG_DM_ETH=y
|
|
|
|
CONFIG_DM_MDIO=y
|
|
|
|
CONFIG_DM_ETH_PHY=y
|
|
|
|
CONFIG_RGMII=y
|
|
|
|
CONFIG_MII=y
|
2018-03-28 12:38:18 +00:00
|
|
|
CONFIG_TSEC_ENET=y
|
2015-11-19 13:48:14 +00:00
|
|
|
CONFIG_SYS_NS16550=y
|
2016-09-08 20:31:26 +00:00
|
|
|
CONFIG_USB=y
|
2017-05-13 02:33:28 +00:00
|
|
|
CONFIG_USB_EHCI_HCD=y
|