mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-24 21:54:01 +00:00
configs: Resync with savedefconfig
Rsync all defconfig files using moveconfig.py Signed-off-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
parent
c5219c4a18
commit
20ecfbe931
8 changed files with 16 additions and 73 deletions
|
@ -3,6 +3,7 @@ CONFIG_SYS_TEXT_BASE=0xFE000000
|
|||
CONFIG_ENV_SIZE=0x4000
|
||||
CONFIG_ENV_SECT_SIZE=0x10000
|
||||
CONFIG_SYS_CLK_FREQ=66666667
|
||||
CONFIG_DEFAULT_DEVICE_TREE="mpc8379erdb"
|
||||
CONFIG_MPC83xx=y
|
||||
CONFIG_HIGH_BATS=y
|
||||
CONFIG_TARGET_MPC837XERDB=y
|
||||
|
@ -160,13 +161,12 @@ CONFIG_CMD_PING=y
|
|||
CONFIG_CMD_DATE=y
|
||||
CONFIG_CMD_EXT2=y
|
||||
CONFIG_CMD_FAT=y
|
||||
CONFIG_ENV_OVERWRITE=y
|
||||
CONFIG_OF_CONTROL=y
|
||||
CONFIG_DEFAULT_DEVICE_TREE="mpc8379erdb"
|
||||
CONFIG_ENV_OVERWRITE=y
|
||||
CONFIG_ENV_ADDR=0xFE080000
|
||||
CONFIG_DM=y
|
||||
CONFIG_DM_MMC=y
|
||||
CONFIG_FSL_SATA=y
|
||||
CONFIG_DM_MMC=y
|
||||
CONFIG_FSL_ESDHC=y
|
||||
CONFIG_MTD_NOR_FLASH=y
|
||||
CONFIG_FLASH_CFI_DRIVER=y
|
||||
|
@ -186,4 +186,3 @@ CONFIG_TSEC_ENET=y
|
|||
CONFIG_SYS_NS16550=y
|
||||
CONFIG_USB=y
|
||||
CONFIG_USB_EHCI_HCD=y
|
||||
CONFIG_USB_STORAGE=y
|
||||
|
|
|
@ -24,8 +24,8 @@ CONFIG_SYS_MMC_ENV_PART=2
|
|||
CONFIG_DM_MMC=y
|
||||
CONFIG_MMC_DW=y
|
||||
CONFIG_MMC_DW_K3=y
|
||||
CONFIG_CONS_INDEX=4
|
||||
CONFIG_DM_ETH=y
|
||||
CONFIG_CONS_INDEX=4
|
||||
CONFIG_USB=y
|
||||
CONFIG_DM_USB=y
|
||||
CONFIG_USB_DWC2=y
|
||||
|
|
|
@ -79,13 +79,12 @@ CONFIG_SPI_FLASH_WINBOND=y
|
|||
# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
|
||||
CONFIG_PHYLIB=y
|
||||
CONFIG_PHY_ATHEROS=y
|
||||
CONFIG_PHY_FIXED=y
|
||||
CONFIG_DM_ETH=y
|
||||
CONFIG_DM_MDIO=y
|
||||
CONFIG_DM_DSA=y
|
||||
CONFIG_PHY_GIGE=y
|
||||
CONFIG_E1000=y
|
||||
CONFIG_FSL_ENETC=y
|
||||
CONFIG_PHY_FIXED=y
|
||||
CONFIG_DM_DSA=y
|
||||
CONFIG_MSCC_FELIX_SWITCH=y
|
||||
CONFIG_NVME=y
|
||||
CONFIG_PCI=y
|
||||
|
|
|
@ -56,15 +56,14 @@ CONFIG_PHYLIB=y
|
|||
CONFIG_PHY_AQUANTIA=y
|
||||
CONFIG_PHY_ATHEROS=y
|
||||
CONFIG_PHY_VITESSE=y
|
||||
CONFIG_PHY_FIXED=y
|
||||
CONFIG_DM_ETH=y
|
||||
CONFIG_DM_MDIO=y
|
||||
CONFIG_DM_MDIO_MUX=y
|
||||
CONFIG_E1000=y
|
||||
CONFIG_FSL_ENETC=y
|
||||
CONFIG_MDIO_MUX_I2CREG=y
|
||||
CONFIG_PHY_FIXED=y
|
||||
CONFIG_DM_DSA=y
|
||||
CONFIG_E1000=y
|
||||
CONFIG_MSCC_FELIX_SWITCH=y
|
||||
CONFIG_MDIO_MUX_I2CREG=y
|
||||
CONFIG_NVME=y
|
||||
CONFIG_PCI=y
|
||||
CONFIG_DM_PCI=y
|
||||
|
|
|
@ -62,15 +62,14 @@ CONFIG_PHYLIB=y
|
|||
CONFIG_PHY_AQUANTIA=y
|
||||
CONFIG_PHY_ATHEROS=y
|
||||
CONFIG_PHY_VITESSE=y
|
||||
CONFIG_PHY_FIXED=y
|
||||
CONFIG_DM_ETH=y
|
||||
CONFIG_DM_MDIO=y
|
||||
CONFIG_DM_MDIO_MUX=y
|
||||
CONFIG_E1000=y
|
||||
CONFIG_FSL_ENETC=y
|
||||
CONFIG_MDIO_MUX_I2CREG=y
|
||||
CONFIG_PHY_FIXED=y
|
||||
CONFIG_DM_DSA=y
|
||||
CONFIG_E1000=y
|
||||
CONFIG_MSCC_FELIX_SWITCH=y
|
||||
CONFIG_MDIO_MUX_I2CREG=y
|
||||
CONFIG_NVME=y
|
||||
CONFIG_PCI=y
|
||||
CONFIG_DM_PCI=y
|
||||
|
|
|
@ -54,13 +54,12 @@ CONFIG_SPI_FLASH_STMICRO=y
|
|||
CONFIG_PHYLIB=y
|
||||
CONFIG_PHY_ATHEROS=y
|
||||
CONFIG_PHY_VITESSE=y
|
||||
CONFIG_PHY_FIXED=y
|
||||
CONFIG_DM_ETH=y
|
||||
CONFIG_DM_MDIO=y
|
||||
CONFIG_DM_DSA=y
|
||||
CONFIG_PHY_GIGE=y
|
||||
CONFIG_E1000=y
|
||||
CONFIG_FSL_ENETC=y
|
||||
CONFIG_PHY_FIXED=y
|
||||
CONFIG_DM_DSA=y
|
||||
CONFIG_MSCC_FELIX_SWITCH=y
|
||||
CONFIG_NVME=y
|
||||
CONFIG_PCI=y
|
||||
|
|
|
@ -60,13 +60,12 @@ CONFIG_SPI_FLASH_STMICRO=y
|
|||
CONFIG_PHYLIB=y
|
||||
CONFIG_PHY_ATHEROS=y
|
||||
CONFIG_PHY_VITESSE=y
|
||||
CONFIG_PHY_FIXED=y
|
||||
CONFIG_DM_ETH=y
|
||||
CONFIG_DM_MDIO=y
|
||||
CONFIG_DM_DSA=y
|
||||
CONFIG_PHY_GIGE=y
|
||||
CONFIG_E1000=y
|
||||
CONFIG_FSL_ENETC=y
|
||||
CONFIG_PHY_FIXED=y
|
||||
CONFIG_DM_DSA=y
|
||||
CONFIG_MSCC_FELIX_SWITCH=y
|
||||
CONFIG_NVME=y
|
||||
CONFIG_PCI=y
|
||||
|
|
|
@ -78,7 +78,6 @@ CONFIG_AT91_GPIO_PULLUP
|
|||
CONFIG_AT91_LED
|
||||
CONFIG_AT91_WANTS_COMMON_PHY
|
||||
CONFIG_ATAPI
|
||||
CONFIG_ATM
|
||||
CONFIG_ATMEL_LCD
|
||||
CONFIG_ATMEL_LCD_BGR555
|
||||
CONFIG_ATMEL_LCD_RGB565
|
||||
|
@ -615,8 +614,6 @@ CONFIG_HAS_ETH0
|
|||
CONFIG_HAS_ETH1
|
||||
CONFIG_HAS_ETH2
|
||||
CONFIG_HAS_ETH3
|
||||
CONFIG_HAS_ETH5
|
||||
CONFIG_HAS_ETH7
|
||||
CONFIG_HAS_FEC
|
||||
CONFIG_HAS_FSL_DR_USB
|
||||
CONFIG_HAS_FSL_MPH_USB
|
||||
|
@ -1276,7 +1273,6 @@ CONFIG_POST_WATCHDOG
|
|||
CONFIG_POWER
|
||||
CONFIG_POWER_FSL
|
||||
CONFIG_POWER_FSL_MC13892
|
||||
CONFIG_POWER_FSL_MC34704
|
||||
CONFIG_POWER_HI6553
|
||||
CONFIG_POWER_I2C
|
||||
CONFIG_POWER_LTC3676
|
||||
|
@ -1387,7 +1383,6 @@ CONFIG_RTC_DS1388
|
|||
CONFIG_RTC_DS1388_TCR_VAL
|
||||
CONFIG_RTC_DS3231
|
||||
CONFIG_RTC_FTRTC010
|
||||
CONFIG_RTC_IMXDI
|
||||
CONFIG_RTC_M41T11
|
||||
CONFIG_RTC_MC13XXX
|
||||
CONFIG_RTC_MCFRRTC
|
||||
|
@ -1696,7 +1691,6 @@ CONFIG_SYS_BAUDRATE_TABLE
|
|||
CONFIG_SYS_BCSR
|
||||
CONFIG_SYS_BCSR_ADDR
|
||||
CONFIG_SYS_BCSR_BASE
|
||||
CONFIG_SYS_BCSR_BASE_PHYS
|
||||
CONFIG_SYS_BCSR_SIZE
|
||||
CONFIG_SYS_BD_REV
|
||||
CONFIG_SYS_BFTIC3_BASE
|
||||
|
@ -1968,8 +1962,6 @@ CONFIG_SYS_DDRTC
|
|||
CONFIG_SYS_DDRUA
|
||||
CONFIG_SYS_DDR_BLOCK1_SIZE
|
||||
CONFIG_SYS_DDR_BLOCK2_BASE
|
||||
CONFIG_SYS_DDR_CDR_1
|
||||
CONFIG_SYS_DDR_CDR_2
|
||||
CONFIG_SYS_DDR_CFG_1A
|
||||
CONFIG_SYS_DDR_CFG_1B
|
||||
CONFIG_SYS_DDR_CFG_2
|
||||
|
@ -1986,7 +1978,6 @@ CONFIG_SYS_DDR_CONFIG
|
|||
CONFIG_SYS_DDR_CONFIG_2
|
||||
CONFIG_SYS_DDR_CONFIG_256
|
||||
CONFIG_SYS_DDR_CONTROL
|
||||
CONFIG_SYS_DDR_CONTROL2
|
||||
CONFIG_SYS_DDR_CONTROL_2
|
||||
CONFIG_SYS_DDR_CPO
|
||||
CONFIG_SYS_DDR_CS0_BNDS
|
||||
|
@ -2000,8 +1991,6 @@ CONFIG_SYS_DDR_CS2_CONFIG
|
|||
CONFIG_SYS_DDR_CS3_BNDS
|
||||
CONFIG_SYS_DDR_CS3_CONFIG
|
||||
CONFIG_SYS_DDR_DATA_INIT
|
||||
CONFIG_SYS_DDR_ERR_DIS
|
||||
CONFIG_SYS_DDR_ERR_INT_EN
|
||||
CONFIG_SYS_DDR_INIT_ADDR
|
||||
CONFIG_SYS_DDR_INIT_EXT_ADDR
|
||||
CONFIG_SYS_DDR_INTERVAL
|
||||
|
@ -2027,21 +2016,14 @@ CONFIG_SYS_DDR_MODE_2_900
|
|||
CONFIG_SYS_DDR_MODE_CONTROL
|
||||
CONFIG_SYS_DDR_MODE_CTL
|
||||
CONFIG_SYS_DDR_MODE_WEAK
|
||||
CONFIG_SYS_DDR_OCD_CTRL
|
||||
CONFIG_SYS_DDR_OCD_STATUS
|
||||
CONFIG_SYS_DDR_RAW_TIMING
|
||||
CONFIG_SYS_DDR_RCW_1
|
||||
CONFIG_SYS_DDR_RCW_2
|
||||
CONFIG_SYS_DDR_SBE
|
||||
CONFIG_SYS_DDR_SDRAM_BASE
|
||||
CONFIG_SYS_DDR_SDRAM_BASE2
|
||||
CONFIG_SYS_DDR_SDRAM_CFG
|
||||
CONFIG_SYS_DDR_SDRAM_CFG2
|
||||
CONFIG_SYS_DDR_SDRAM_CFG_2
|
||||
CONFIG_SYS_DDR_SDRAM_CLK_CNTL
|
||||
CONFIG_SYS_DDR_SDRAM_INTERVAL
|
||||
CONFIG_SYS_DDR_SDRAM_MODE
|
||||
CONFIG_SYS_DDR_SDRAM_MODE_2
|
||||
CONFIG_SYS_DDR_SIZE
|
||||
CONFIG_SYS_DDR_SR_CNTR
|
||||
CONFIG_SYS_DDR_TIMING_0
|
||||
|
@ -2818,7 +2800,6 @@ CONFIG_SYS_LBC0_BASE
|
|||
CONFIG_SYS_LBC0_BASE_PHYS
|
||||
CONFIG_SYS_LBC1_BASE
|
||||
CONFIG_SYS_LBC1_BASE_PHYS
|
||||
CONFIG_SYS_LBCR_ADDR
|
||||
CONFIG_SYS_LBC_ADDR
|
||||
CONFIG_SYS_LBC_CACHE_BASE
|
||||
CONFIG_SYS_LBC_FLASH_BASE
|
||||
|
@ -2894,8 +2875,6 @@ CONFIG_SYS_MAX_MTD_BANKS
|
|||
CONFIG_SYS_MAX_NAND_CHIPS
|
||||
CONFIG_SYS_MAX_NAND_DEVICE
|
||||
CONFIG_SYS_MAX_PCI_EPS
|
||||
CONFIG_SYS_MB862xx_CCF
|
||||
CONFIG_SYS_MB862xx_MMR
|
||||
CONFIG_SYS_MBAR
|
||||
CONFIG_SYS_MBAR2
|
||||
CONFIG_SYS_MCATT0_VAL
|
||||
|
@ -3099,7 +3078,6 @@ CONFIG_SYS_NAND_REGS_BASE
|
|||
CONFIG_SYS_NAND_SELECT_DEVICE
|
||||
CONFIG_SYS_NAND_SIZE
|
||||
CONFIG_SYS_NAND_SPL_KERNEL_OFFS
|
||||
CONFIG_SYS_NAND_SPL_SIZE
|
||||
CONFIG_SYS_NAND_U_BOOT_DST
|
||||
CONFIG_SYS_NAND_U_BOOT_RELOC
|
||||
CONFIG_SYS_NAND_U_BOOT_RELOC_SP
|
||||
|
@ -3700,8 +3678,6 @@ CONFIG_SYS_UART_PORT
|
|||
CONFIG_SYS_UBOOT_BASE
|
||||
CONFIG_SYS_UBOOT_END
|
||||
CONFIG_SYS_UBOOT_START
|
||||
CONFIG_SYS_UCC_RGMII_MODE
|
||||
CONFIG_SYS_UCC_RMII_MODE
|
||||
CONFIG_SYS_UDELAY_BASE
|
||||
CONFIG_SYS_UEC
|
||||
CONFIG_SYS_UEC1_ETH_TYPE
|
||||
|
@ -3718,34 +3694,8 @@ CONFIG_SYS_UEC2_PHY_ADDR
|
|||
CONFIG_SYS_UEC2_RX_CLK
|
||||
CONFIG_SYS_UEC2_TX_CLK
|
||||
CONFIG_SYS_UEC2_UCC_NUM
|
||||
CONFIG_SYS_UEC3_ETH_TYPE
|
||||
CONFIG_SYS_UEC3_INTERFACE_SPEED
|
||||
CONFIG_SYS_UEC3_INTERFACE_TYPE
|
||||
CONFIG_SYS_UEC3_PHY_ADDR
|
||||
CONFIG_SYS_UEC3_RX_CLK
|
||||
CONFIG_SYS_UEC3_TX_CLK
|
||||
CONFIG_SYS_UEC3_UCC_NUM
|
||||
CONFIG_SYS_UEC4_ETH_TYPE
|
||||
CONFIG_SYS_UEC4_INTERFACE_SPEED
|
||||
CONFIG_SYS_UEC4_INTERFACE_TYPE
|
||||
CONFIG_SYS_UEC4_PHY_ADDR
|
||||
CONFIG_SYS_UEC4_RX_CLK
|
||||
CONFIG_SYS_UEC4_TX_CLK
|
||||
CONFIG_SYS_UEC4_UCC_NUM
|
||||
CONFIG_SYS_UEC6_ETH_TYPE
|
||||
CONFIG_SYS_UEC6_INTERFACE_SPEED
|
||||
CONFIG_SYS_UEC6_INTERFACE_TYPE
|
||||
CONFIG_SYS_UEC6_PHY_ADDR
|
||||
CONFIG_SYS_UEC6_RX_CLK
|
||||
CONFIG_SYS_UEC6_TX_CLK
|
||||
CONFIG_SYS_UEC6_UCC_NUM
|
||||
CONFIG_SYS_UEC8_ETH_TYPE
|
||||
CONFIG_SYS_UEC8_INTERFACE_SPEED
|
||||
CONFIG_SYS_UEC8_INTERFACE_TYPE
|
||||
CONFIG_SYS_UEC8_PHY_ADDR
|
||||
CONFIG_SYS_UEC8_RX_CLK
|
||||
CONFIG_SYS_UEC8_TX_CLK
|
||||
CONFIG_SYS_UEC8_UCC_NUM
|
||||
CONFIG_SYS_UECx_PHY_ADDR
|
||||
CONFIG_SYS_UHC0_EHCI_BASE
|
||||
CONFIG_SYS_UHC1_EHCI_BASE
|
||||
|
@ -3931,7 +3881,6 @@ CONFIG_USB_BOOTING
|
|||
CONFIG_USB_DEVICE
|
||||
CONFIG_USB_DEV_BASE
|
||||
CONFIG_USB_DEV_PULLUP_GPIO
|
||||
CONFIG_USB_DWC2_REG_ADDR
|
||||
CONFIG_USB_EHCI_ARMADA100
|
||||
CONFIG_USB_EHCI_BASE
|
||||
CONFIG_USB_EHCI_BASE_LIST
|
||||
|
|
Loading…
Reference in a new issue