2019-08-27 06:26:08 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
|
|
/*
|
|
|
|
* Copyright 2019 NXP
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __IMX8MM_EVK_H
|
|
|
|
#define __IMX8MM_EVK_H
|
|
|
|
|
|
|
|
#include <linux/sizes.h>
|
2020-05-10 17:40:09 +00:00
|
|
|
#include <linux/stringify.h>
|
2019-08-27 06:26:08 +00:00
|
|
|
#include <asm/arch/imx-regs.h>
|
|
|
|
|
2021-08-29 19:39:11 +00:00
|
|
|
#define CONFIG_SYS_BOOTM_LEN (64 * SZ_1M)
|
2019-08-27 06:26:08 +00:00
|
|
|
#define CONFIG_SYS_MONITOR_LEN SZ_512K
|
|
|
|
#define CONFIG_SYS_UBOOT_BASE \
|
|
|
|
(QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512)
|
|
|
|
|
|
|
|
#ifdef CONFIG_SPL_BUILD
|
|
|
|
#define CONFIG_SPL_STACK 0x920000
|
|
|
|
#define CONFIG_SPL_BSS_START_ADDR 0x910000
|
|
|
|
#define CONFIG_SYS_SPL_MALLOC_START 0x42200000
|
|
|
|
#define CONFIG_SYS_SPL_MALLOC_SIZE SZ_512K /* 512 KB */
|
|
|
|
|
|
|
|
/* malloc f used before GD_FLG_FULL_MALLOC_INIT set */
|
|
|
|
#define CONFIG_MALLOC_F_ADDR 0x930000
|
|
|
|
/* For RAW image gives a error info not panic */
|
|
|
|
#define CONFIG_SPL_ABORT_ON_RAW_IMAGE
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
2020-12-18 06:50:07 +00:00
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
|
|
#define BOOT_TARGET_DEVICES(func) \
|
|
|
|
func(MMC, mmc, 1) \
|
|
|
|
func(MMC, mmc, 2) \
|
|
|
|
func(DHCP, dhcp, na)
|
|
|
|
|
|
|
|
#include <config_distro_bootcmd.h>
|
|
|
|
#endif
|
|
|
|
|
2019-08-27 06:26:08 +00:00
|
|
|
/* Initial environment variables */
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
2020-12-18 06:50:07 +00:00
|
|
|
BOOTENV \
|
2021-08-23 14:25:30 +00:00
|
|
|
"scriptaddr=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
|
|
|
|
"kernel_addr_r=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
|
2019-12-16 19:09:22 +00:00
|
|
|
"image=Image\0" \
|
2019-12-11 17:31:03 +00:00
|
|
|
"console=ttymxc1,115200\0" \
|
2021-03-19 07:56:57 +00:00
|
|
|
"fdt_addr_r=0x43000000\0" \
|
2019-12-16 19:09:22 +00:00
|
|
|
"boot_fit=no\0" \
|
2021-03-19 07:56:57 +00:00
|
|
|
"fdtfile=imx8mm-evk.dtb\0" \
|
2019-08-27 06:26:08 +00:00
|
|
|
"initrd_addr=0x43800000\0" \
|
2020-08-21 13:39:43 +00:00
|
|
|
"bootm_size=0x10000000\0" \
|
2021-12-11 19:55:52 +00:00
|
|
|
"mmcpart=1\0" \
|
2022-04-15 04:23:41 +00:00
|
|
|
"mmcroot=/dev/mmcblk1p2 rootwait rw\0" \
|
2019-08-27 06:26:08 +00:00
|
|
|
|
|
|
|
/* Link Definitions */
|
|
|
|
|
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR 0x40000000
|
|
|
|
#define CONFIG_SYS_INIT_RAM_SIZE 0x200000
|
|
|
|
#define CONFIG_SYS_INIT_SP_OFFSET \
|
|
|
|
(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR \
|
|
|
|
(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
|
|
|
|
|
|
|
|
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0x40000000
|
|
|
|
#define PHYS_SDRAM 0x40000000
|
|
|
|
#define PHYS_SDRAM_SIZE 0x80000000 /* 2GB DDR */
|
|
|
|
|
2022-04-24 21:44:03 +00:00
|
|
|
#define CONFIG_MXC_UART_BASE UART_BASE_ADDR(2)
|
2019-08-27 06:26:08 +00:00
|
|
|
|
2019-10-22 03:30:04 +00:00
|
|
|
#define CONFIG_FEC_MXC_PHYADDR 0
|
|
|
|
|
2019-08-27 06:26:08 +00:00
|
|
|
#endif
|