2021-05-27 13:52:07 +00:00
|
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
|
|
|
#
|
|
|
|
|
# Copyright (C) 2020-2021 SiFive, Inc
|
|
|
|
|
# Pragnesh Patel <pragnesh.patel@sifive.com>
|
|
|
|
|
|
|
|
|
|
config SIFIVE_FU740
|
|
|
|
|
bool
|
|
|
|
|
select ARCH_EARLY_INIT_R
|
|
|
|
|
select RAM
|
|
|
|
|
select SPL_RAM if SPL
|
|
|
|
|
imply CPU
|
|
|
|
|
imply CPU_RISCV
|
|
|
|
|
imply RISCV_TIMER if (RISCV_SMODE || SPL_RISCV_SMODE)
|
2023-06-21 15:11:46 +00:00
|
|
|
imply SPL_RISCV_ACLINT
|
2021-05-27 13:52:07 +00:00
|
|
|
imply CMD_CPU
|
|
|
|
|
imply SPL_CPU
|
|
|
|
|
imply SPL_OPENSBI
|
|
|
|
|
imply SPL_LOAD_FIT
|
|
|
|
|
imply SMP
|
|
|
|
|
imply CLK_SIFIVE
|
|
|
|
|
imply CLK_SIFIVE_PRCI
|
2021-09-01 07:01:42 +00:00
|
|
|
imply SIFIVE_CACHE
|
|
|
|
|
imply SIFIVE_CCACHE
|
2021-05-27 13:52:07 +00:00
|
|
|
imply SIFIVE_SERIAL
|
|
|
|
|
imply MACB
|
|
|
|
|
imply MII
|
|
|
|
|
imply SPI
|
|
|
|
|
imply SPI_SIFIVE
|
|
|
|
|
imply MMC
|
|
|
|
|
imply MMC_SPI
|
|
|
|
|
imply MMC_BROKEN_CD
|
|
|
|
|
imply CMD_MMC
|
|
|
|
|
imply DM_GPIO
|
|
|
|
|
imply SIFIVE_GPIO
|
|
|
|
|
imply CMD_GPIO
|
|
|
|
|
imply MISC
|
|
|
|
|
imply SIFIVE_OTP
|
|
|
|
|
imply DM_PWM
|
|
|
|
|
imply PWM_SIFIVE
|
2021-06-30 15:23:46 +00:00
|
|
|
imply DM_I2C
|
|
|
|
|
imply SYS_I2C_OCORES
|
2021-07-11 03:14:36 +00:00
|
|
|
imply SPL_I2C
|
2021-11-24 22:32:10 +00:00
|
|
|
|
|
|
|
|
if ENV_IS_IN_SPI_FLASH
|
|
|
|
|
|
|
|
|
|
config ENV_OFFSET
|
|
|
|
|
default 0x505000
|
|
|
|
|
|
|
|
|
|
config ENV_SIZE
|
|
|
|
|
default 0x20000
|
|
|
|
|
|
|
|
|
|
config ENV_SECT_SIZE
|
|
|
|
|
default 0x10000
|
|
|
|
|
|
|
|
|
|
endif # ENV_IS_IN_SPI_FLASH
|
