2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2011-07-07 04:29:15 +00:00
|
|
|
/*
|
2012-04-18 19:39:53 +00:00
|
|
|
* Copyright 2011-2012 Freescale Semiconductor, Inc.
|
2021-11-09 11:00:38 +00:00
|
|
|
* Copyright 2020-2021 NXP
|
2011-07-07 04:29:15 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* P2041 RDB board configuration file
|
2012-08-14 10:14:51 +00:00
|
|
|
* Also supports P2040 RDB
|
2011-07-07 04:29:15 +00:00
|
|
|
*/
|
|
|
|
|
#ifndef __CONFIG_H
|
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_RAMBOOT_PBL
|
|
|
|
|
#define CONFIG_RAMBOOT_TEXT_BASE CONFIG_SYS_TEXT_BASE
|
|
|
|
|
#define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc
|
|
|
|
|
#endif
|
|
|
|
|
|
powerpc/corenet_ds: Slave module for boot from PCIE
When boot from PCIE, slave's core should be in holdoff after powered on for
some specific requirements. Master will release the slave's core at the
right time by PCIE interface.
Slave's ucode and ENV can be stored in master's memory space, then slave
can fetch them through PCIE interface. For the corenet platform, ucode is
for Fman.
NOTE: Because the slave can not erase, write master's NOR flash by
PCIE interface, so it can not modify the ENV parameters stored
in master's NOR flash using "saveenv" or other commands.
environment and requirement:
master:
1. NOR flash for its own u-boot image, ucode and ENV space.
2. Slave's u-boot image is in master NOR flash.
3. Put the slave's ucode and ENV into it's own memory space.
4. Normally boot from local NOR flash.
5. Configure PCIE system if needed.
slave:
1. Just has EEPROM for RCW. No flash for u-boot image, ucode and ENV.
2. Boot location should be set to one PCIE interface by RCW.
3. RCW should configure the SerDes, PCIE interfaces correctly.
4. Must set all the cores in holdoff by RCW.
5. Must be powered on before master's boot.
For the slave module, need to finish these processes:
1. Set the boot location to one PCIE interface by RCW.
2. Set a specific TLB entry for the boot process.
3. Set a LAW entry with the TargetID of one PCIE for the boot.
4. Set a specific TLB entry in order to fetch ucode and ENV from
master.
5. Set a LAW entry with the TargetID one of the PCIE ports for
ucode and ENV.
6. Slave's u-boot image should be generated specifically by
make xxxx_SRIO_PCIE_BOOT_config.
This will set SYS_TEXT_BASE=0xFFF80000 and other configurations.
In addition, the processes are very similar between boot from SRIO and
boot from PCIE. Some configurations like the address spaces can be set to
the same. So the module of boot from PCIE was added based on the existing
module of boot from SRIO, and the following changes were needed:
1. Updated the README.srio-boot-corenet to add descriptions about
boot from PCIE, and change the name to
README.srio-pcie-boot-corenet.
2. Changed the compile config "xxxx_SRIOBOOT_SLAVE" to
"xxxx_SRIO_PCIE_BOOT", and the image builded with
"xxxx_SRIO_PCIE_BOOT" can support both the boot from SRIO and
from PCIE.
3. Updated other macros and documents if needed to add information
about boot from PCIE.
Signed-off-by: Liu Gang <Gang.Liu@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
2012-08-09 05:10:03 +00:00
|
|
|
#ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE
|
2012-08-09 05:09:59 +00:00
|
|
|
/* Set 1M boot space */
|
powerpc/corenet_ds: Slave module for boot from PCIE
When boot from PCIE, slave's core should be in holdoff after powered on for
some specific requirements. Master will release the slave's core at the
right time by PCIE interface.
Slave's ucode and ENV can be stored in master's memory space, then slave
can fetch them through PCIE interface. For the corenet platform, ucode is
for Fman.
NOTE: Because the slave can not erase, write master's NOR flash by
PCIE interface, so it can not modify the ENV parameters stored
in master's NOR flash using "saveenv" or other commands.
environment and requirement:
master:
1. NOR flash for its own u-boot image, ucode and ENV space.
2. Slave's u-boot image is in master NOR flash.
3. Put the slave's ucode and ENV into it's own memory space.
4. Normally boot from local NOR flash.
5. Configure PCIE system if needed.
slave:
1. Just has EEPROM for RCW. No flash for u-boot image, ucode and ENV.
2. Boot location should be set to one PCIE interface by RCW.
3. RCW should configure the SerDes, PCIE interfaces correctly.
4. Must set all the cores in holdoff by RCW.
5. Must be powered on before master's boot.
For the slave module, need to finish these processes:
1. Set the boot location to one PCIE interface by RCW.
2. Set a specific TLB entry for the boot process.
3. Set a LAW entry with the TargetID of one PCIE for the boot.
4. Set a specific TLB entry in order to fetch ucode and ENV from
master.
5. Set a LAW entry with the TargetID one of the PCIE ports for
ucode and ENV.
6. Slave's u-boot image should be generated specifically by
make xxxx_SRIO_PCIE_BOOT_config.
This will set SYS_TEXT_BASE=0xFFF80000 and other configurations.
In addition, the processes are very similar between boot from SRIO and
boot from PCIE. Some configurations like the address spaces can be set to
the same. So the module of boot from PCIE was added based on the existing
module of boot from SRIO, and the following changes were needed:
1. Updated the README.srio-boot-corenet to add descriptions about
boot from PCIE, and change the name to
README.srio-pcie-boot-corenet.
2. Changed the compile config "xxxx_SRIOBOOT_SLAVE" to
"xxxx_SRIO_PCIE_BOOT", and the image builded with
"xxxx_SRIO_PCIE_BOOT" can support both the boot from SRIO and
from PCIE.
3. Updated other macros and documents if needed to add information
about boot from PCIE.
Signed-off-by: Liu Gang <Gang.Liu@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
2012-08-09 05:10:03 +00:00
|
|
|
#define CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR (CONFIG_SYS_TEXT_BASE & 0xfff00000)
|
|
|
|
|
#define CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR_PHYS \
|
|
|
|
|
(0x300000000ull | CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR)
|
2012-08-09 05:09:59 +00:00
|
|
|
#define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc
|
|
|
|
|
#endif
|
|
|
|
|
|
2011-07-07 04:29:15 +00:00
|
|
|
/* High Level Configuration Options */
|
|
|
|
|
#define CONFIG_SYS_BOOK3E_HV /* Category E.HV supported */
|
|
|
|
|
|
|
|
|
|
#ifndef CONFIG_RESET_VECTOR_ADDRESS
|
|
|
|
|
#define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#define CONFIG_SYS_FSL_CPC /* Corenet Platform Cache */
|
2016-12-28 16:43:45 +00:00
|
|
|
#define CONFIG_SYS_NUM_CPC CONFIG_SYS_NUM_DDR_CTLRS
|
2016-05-03 23:52:49 +00:00
|
|
|
#define CONFIG_PCIE1 /* PCIE controller 1 */
|
|
|
|
|
#define CONFIG_PCIE2 /* PCIE controller 2 */
|
|
|
|
|
#define CONFIG_PCIE3 /* PCIE controller 3 */
|
2011-07-07 04:29:15 +00:00
|
|
|
|
|
|
|
|
#define CONFIG_SYS_SRIO
|
|
|
|
|
#define CONFIG_SRIO1 /* SRIO port 1 */
|
|
|
|
|
#define CONFIG_SRIO2 /* SRIO port 2 */
|
2013-05-07 08:30:46 +00:00
|
|
|
#define CONFIG_SRIO_PCIE_BOOT_MASTER
|
2011-10-14 18:28:52 +00:00
|
|
|
#define CONFIG_SYS_DPAA_RMAN /* RMan */
|
2011-07-07 04:29:15 +00:00
|
|
|
|
|
|
|
|
#if defined(CONFIG_SPIFLASH)
|
|
|
|
|
#elif defined(CONFIG_SDCARD)
|
2012-01-11 09:20:50 +00:00
|
|
|
#define CONFIG_FSL_FIXED_MMC_LOCATION
|
2011-07-07 04:29:15 +00:00
|
|
|
#endif
|
|
|
|
|
|
2011-09-13 09:55:11 +00:00
|
|
|
#ifndef __ASSEMBLY__
|
2020-05-10 17:40:09 +00:00
|
|
|
#include <linux/stringify.h>
|
2011-09-13 09:55:11 +00:00
|
|
|
#endif
|
2011-07-07 04:29:15 +00:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* These can be toggled for performance analysis, otherwise use default.
|
|
|
|
|
*/
|
|
|
|
|
#define CONFIG_SYS_CACHE_STASHING
|
2011-07-21 22:03:54 +00:00
|
|
|
#define CONFIG_SYS_INIT_L2CSR0 L2CSR0_L2E
|
2011-07-07 04:29:15 +00:00
|
|
|
|
|
|
|
|
#define CONFIG_ENABLE_36BIT_PHYS
|
|
|
|
|
|
|
|
|
|
#define CONFIG_POST CONFIG_SYS_POST_MEMORY /* test POST memory test */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Config the L3 Cache as L3 SRAM
|
|
|
|
|
*/
|
|
|
|
|
#define CONFIG_SYS_INIT_L3_ADDR CONFIG_RAMBOOT_TEXT_BASE
|
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
|
#define CONFIG_SYS_INIT_L3_ADDR_PHYS (0xf00000000ull | \
|
|
|
|
|
CONFIG_RAMBOOT_TEXT_BASE)
|
|
|
|
|
#else
|
|
|
|
|
#define CONFIG_SYS_INIT_L3_ADDR_PHYS CONFIG_SYS_INIT_L3_ADDR
|
|
|
|
|
#endif
|
|
|
|
|
#define CONFIG_SYS_L3_SIZE (1024 << 10)
|
|
|
|
|
#define CONFIG_SYS_INIT_L3_END (CONFIG_SYS_INIT_L3_ADDR + CONFIG_SYS_L3_SIZE)
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
|
#define CONFIG_SYS_DCSRBAR 0xf0000000
|
|
|
|
|
#define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* EEPROM */
|
|
|
|
|
#define CONFIG_SYS_I2C_EEPROM_NXID
|
|
|
|
|
#define CONFIG_SYS_EEPROM_BUS_NUM 0
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* DDR Setup
|
|
|
|
|
*/
|
|
|
|
|
#define CONFIG_VERY_BIG_RAM
|
|
|
|
|
#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
|
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
|
|
|
|
|
|
|
|
|
|
#define CONFIG_SYS_SPD_BUS_NUM 0
|
|
|
|
|
#define SPD_EEPROM_ADDRESS 0x52
|
|
|
|
|
#define CONFIG_SYS_SDRAM_SIZE 4096 /* for fixed parameter use */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Local Bus Definitions
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* Set the local bus clock 1/8 of platform clock */
|
|
|
|
|
#define CONFIG_SYS_LBC_LCRR LCRR_CLKDIV_8
|
|
|
|
|
|
2012-10-26 16:40:15 +00:00
|
|
|
/*
|
|
|
|
|
* This board doesn't have a promjet connector.
|
|
|
|
|
* However, it uses commone corenet board LAW and TLB.
|
|
|
|
|
* It is necessary to use the same start address with proper offset.
|
|
|
|
|
*/
|
|
|
|
|
#define CONFIG_SYS_FLASH_BASE 0xe0000000
|
2011-07-07 04:29:15 +00:00
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
2012-10-26 16:40:15 +00:00
|
|
|
#define CONFIG_SYS_FLASH_BASE_PHYS 0xfe0000000ull
|
2011-07-07 04:29:15 +00:00
|
|
|
#else
|
|
|
|
|
#define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE
|
|
|
|
|
#endif
|
|
|
|
|
|
2012-02-28 23:28:07 +00:00
|
|
|
#define CONFIG_SYS_FLASH_BR_PRELIM \
|
2012-10-26 16:40:15 +00:00
|
|
|
(BR_PHYS_ADDR((CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000)) | \
|
|
|
|
|
BR_PS_16 | BR_V)
|
2012-02-28 23:28:07 +00:00
|
|
|
#define CONFIG_SYS_FLASH_OR_PRELIM \
|
|
|
|
|
((0xf8000ff7 & ~OR_GPCM_SCY & ~OR_GPCM_EHTR) \
|
|
|
|
|
| OR_GPCM_SCY_8 | OR_GPCM_EHTR_CLEAR)
|
2011-07-07 04:29:15 +00:00
|
|
|
|
|
|
|
|
#define CONFIG_FSL_CPLD
|
|
|
|
|
#define CPLD_BASE 0xffdf0000 /* CPLD registers */
|
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
|
#define CPLD_BASE_PHYS 0xfffdf0000ull
|
|
|
|
|
#else
|
|
|
|
|
#define CPLD_BASE_PHYS CPLD_BASE
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#define PIXIS_LBMAP_SWITCH 7
|
|
|
|
|
#define PIXIS_LBMAP_MASK 0xf0
|
|
|
|
|
#define PIXIS_LBMAP_SHIFT 4
|
|
|
|
|
#define PIXIS_LBMAP_ALTBANK 0x40
|
|
|
|
|
|
|
|
|
|
#define CONFIG_SYS_FLASH_QUIET_TEST
|
|
|
|
|
#define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
|
|
|
|
|
|
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
|
|
|
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Erase Timeout (ms) */
|
|
|
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Write Timeout (ms) */
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_RAMBOOT_PBL)
|
|
|
|
|
#define CONFIG_SYS_RAMBOOT
|
|
|
|
|
#endif
|
|
|
|
|
|
2012-02-28 23:28:07 +00:00
|
|
|
/* Nand Flash */
|
|
|
|
|
#ifdef CONFIG_NAND_FSL_ELBC
|
|
|
|
|
#define CONFIG_SYS_NAND_BASE 0xffa00000
|
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
|
#define CONFIG_SYS_NAND_BASE_PHYS 0xfffa00000ull
|
|
|
|
|
#else
|
|
|
|
|
#define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#define CONFIG_SYS_NAND_BASE_LIST {CONFIG_SYS_NAND_BASE}
|
|
|
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
|
|
|
|
|
|
|
|
/* NAND flash config */
|
|
|
|
|
#define CONFIG_SYS_NAND_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
|
|
|
|
|
| (2<<BR_DECC_SHIFT) /* Use HW ECC */ \
|
|
|
|
|
| BR_PS_8 /* Port Size = 8 bit */ \
|
|
|
|
|
| BR_MS_FCM /* MSEL = FCM */ \
|
|
|
|
|
| BR_V) /* valid */
|
|
|
|
|
#define CONFIG_SYS_NAND_OR_PRELIM (0xFFFC0000 /* length 256K */ \
|
|
|
|
|
| OR_FCM_PGS /* Large Page*/ \
|
|
|
|
|
| OR_FCM_CSCT \
|
|
|
|
|
| OR_FCM_CST \
|
|
|
|
|
| OR_FCM_CHT \
|
|
|
|
|
| OR_FCM_SCY_1 \
|
|
|
|
|
| OR_FCM_TRLX \
|
|
|
|
|
| OR_FCM_EHTR)
|
|
|
|
|
#endif /* CONFIG_NAND_FSL_ELBC */
|
|
|
|
|
|
2011-07-07 04:29:15 +00:00
|
|
|
#define CONFIG_SYS_FLASH_EMPTY_INFO
|
2012-10-26 16:40:15 +00:00
|
|
|
#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000}
|
2011-07-07 04:29:15 +00:00
|
|
|
|
|
|
|
|
#define CONFIG_HWCONFIG
|
|
|
|
|
|
|
|
|
|
/* define to use L1 as initial stack */
|
|
|
|
|
#define CONFIG_L1_INIT_RAM
|
|
|
|
|
#define CONFIG_SYS_INIT_RAM_LOCK
|
|
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* Initial L1 address */
|
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0xf
|
|
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW CONFIG_SYS_INIT_RAM_ADDR
|
|
|
|
|
/* The assembler doesn't like typecast */
|
|
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS \
|
|
|
|
|
((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \
|
|
|
|
|
CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)
|
|
|
|
|
#else
|
|
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS CONFIG_SYS_INIT_RAM_ADDR
|
|
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0
|
|
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW CONFIG_SYS_INIT_RAM_ADDR_PHYS
|
|
|
|
|
#endif
|
|
|
|
|
#define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
|
|
|
|
|
|
|
|
|
|
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
|
|
|
|
|
GENERATED_GBL_DATA_SIZE)
|
|
|
|
|
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
|
|
|
|
|
|
2014-03-31 10:01:48 +00:00
|
|
|
#define CONFIG_SYS_MONITOR_LEN (768 * 1024)
|
2011-07-07 04:29:15 +00:00
|
|
|
|
|
|
|
|
/* Serial Port - controlled on board with jumper J8
|
|
|
|
|
* open - index 2
|
|
|
|
|
* shorted - index 1
|
|
|
|
|
*/
|
|
|
|
|
#define CONFIG_SYS_NS16550_SERIAL
|
|
|
|
|
#define CONFIG_SYS_NS16550_REG_SIZE 1
|
|
|
|
|
#define CONFIG_SYS_NS16550_CLK (get_bus_freq(0)/2)
|
|
|
|
|
|
|
|
|
|
#define CONFIG_SYS_BAUDRATE_TABLE \
|
|
|
|
|
{300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
|
|
|
|
|
|
|
|
|
|
#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x11C500)
|
|
|
|
|
#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x11C600)
|
|
|
|
|
#define CONFIG_SYS_NS16550_COM3 (CONFIG_SYS_CCSRBAR+0x11D500)
|
|
|
|
|
#define CONFIG_SYS_NS16550_COM4 (CONFIG_SYS_CCSRBAR+0x11D600)
|
|
|
|
|
|
|
|
|
|
/* I2C */
|
2020-05-01 12:04:05 +00:00
|
|
|
|
2011-07-07 04:29:15 +00:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* RapidIO
|
|
|
|
|
*/
|
|
|
|
|
#define CONFIG_SYS_SRIO1_MEM_VIRT 0xa0000000
|
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
|
#define CONFIG_SYS_SRIO1_MEM_PHYS 0xc20000000ull
|
|
|
|
|
#else
|
|
|
|
|
#define CONFIG_SYS_SRIO1_MEM_PHYS 0xa0000000
|
|
|
|
|
#endif
|
|
|
|
|
#define CONFIG_SYS_SRIO1_MEM_SIZE 0x10000000 /* 256M */
|
|
|
|
|
|
|
|
|
|
#define CONFIG_SYS_SRIO2_MEM_VIRT 0xb0000000
|
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
|
#define CONFIG_SYS_SRIO2_MEM_PHYS 0xc30000000ull
|
|
|
|
|
#else
|
|
|
|
|
#define CONFIG_SYS_SRIO2_MEM_PHYS 0xb0000000
|
|
|
|
|
#endif
|
|
|
|
|
#define CONFIG_SYS_SRIO2_MEM_SIZE 0x10000000 /* 256M */
|
|
|
|
|
|
2012-08-09 05:09:59 +00:00
|
|
|
/*
|
|
|
|
|
* for slave u-boot IMAGE instored in master memory space,
|
|
|
|
|
* PHYS must be aligned based on the SIZE
|
|
|
|
|
*/
|
2014-05-15 06:30:34 +00:00
|
|
|
#define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_PHYS 0xfef200000ull
|
|
|
|
|
#define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_BUS1 0xfff00000ull
|
|
|
|
|
#define CONFIG_SRIO_PCIE_BOOT_IMAGE_SIZE 0x100000 /* 1M */
|
|
|
|
|
#define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_BUS2 0x3fff00000ull
|
2012-08-09 05:09:59 +00:00
|
|
|
/*
|
|
|
|
|
* for slave UCODE and ENV instored in master memory space,
|
|
|
|
|
* PHYS must be aligned based on the SIZE
|
|
|
|
|
*/
|
2014-05-15 06:30:34 +00:00
|
|
|
#define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_MEM_PHYS 0xfef100000ull
|
2012-08-09 05:10:02 +00:00
|
|
|
#define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_MEM_BUS 0x3ffe00000ull
|
|
|
|
|
#define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_SIZE 0x40000 /* 256K */
|
2012-08-09 05:09:59 +00:00
|
|
|
|
|
|
|
|
/* slave core release by master*/
|
2012-08-09 05:10:02 +00:00
|
|
|
#define CONFIG_SRIO_PCIE_BOOT_BRR_OFFSET 0xe00e4
|
|
|
|
|
#define CONFIG_SRIO_PCIE_BOOT_RELEASE_MASK 0x00000001 /* release core 0 */
|
2012-08-09 05:09:59 +00:00
|
|
|
|
|
|
|
|
/*
|
powerpc/corenet_ds: Slave module for boot from PCIE
When boot from PCIE, slave's core should be in holdoff after powered on for
some specific requirements. Master will release the slave's core at the
right time by PCIE interface.
Slave's ucode and ENV can be stored in master's memory space, then slave
can fetch them through PCIE interface. For the corenet platform, ucode is
for Fman.
NOTE: Because the slave can not erase, write master's NOR flash by
PCIE interface, so it can not modify the ENV parameters stored
in master's NOR flash using "saveenv" or other commands.
environment and requirement:
master:
1. NOR flash for its own u-boot image, ucode and ENV space.
2. Slave's u-boot image is in master NOR flash.
3. Put the slave's ucode and ENV into it's own memory space.
4. Normally boot from local NOR flash.
5. Configure PCIE system if needed.
slave:
1. Just has EEPROM for RCW. No flash for u-boot image, ucode and ENV.
2. Boot location should be set to one PCIE interface by RCW.
3. RCW should configure the SerDes, PCIE interfaces correctly.
4. Must set all the cores in holdoff by RCW.
5. Must be powered on before master's boot.
For the slave module, need to finish these processes:
1. Set the boot location to one PCIE interface by RCW.
2. Set a specific TLB entry for the boot process.
3. Set a LAW entry with the TargetID of one PCIE for the boot.
4. Set a specific TLB entry in order to fetch ucode and ENV from
master.
5. Set a LAW entry with the TargetID one of the PCIE ports for
ucode and ENV.
6. Slave's u-boot image should be generated specifically by
make xxxx_SRIO_PCIE_BOOT_config.
This will set SYS_TEXT_BASE=0xFFF80000 and other configurations.
In addition, the processes are very similar between boot from SRIO and
boot from PCIE. Some configurations like the address spaces can be set to
the same. So the module of boot from PCIE was added based on the existing
module of boot from SRIO, and the following changes were needed:
1. Updated the README.srio-boot-corenet to add descriptions about
boot from PCIE, and change the name to
README.srio-pcie-boot-corenet.
2. Changed the compile config "xxxx_SRIOBOOT_SLAVE" to
"xxxx_SRIO_PCIE_BOOT", and the image builded with
"xxxx_SRIO_PCIE_BOOT" can support both the boot from SRIO and
from PCIE.
3. Updated other macros and documents if needed to add information
about boot from PCIE.
Signed-off-by: Liu Gang <Gang.Liu@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
2012-08-09 05:10:03 +00:00
|
|
|
* SRIO_PCIE_BOOT - SLAVE
|
2012-08-09 05:09:59 +00:00
|
|
|
*/
|
powerpc/corenet_ds: Slave module for boot from PCIE
When boot from PCIE, slave's core should be in holdoff after powered on for
some specific requirements. Master will release the slave's core at the
right time by PCIE interface.
Slave's ucode and ENV can be stored in master's memory space, then slave
can fetch them through PCIE interface. For the corenet platform, ucode is
for Fman.
NOTE: Because the slave can not erase, write master's NOR flash by
PCIE interface, so it can not modify the ENV parameters stored
in master's NOR flash using "saveenv" or other commands.
environment and requirement:
master:
1. NOR flash for its own u-boot image, ucode and ENV space.
2. Slave's u-boot image is in master NOR flash.
3. Put the slave's ucode and ENV into it's own memory space.
4. Normally boot from local NOR flash.
5. Configure PCIE system if needed.
slave:
1. Just has EEPROM for RCW. No flash for u-boot image, ucode and ENV.
2. Boot location should be set to one PCIE interface by RCW.
3. RCW should configure the SerDes, PCIE interfaces correctly.
4. Must set all the cores in holdoff by RCW.
5. Must be powered on before master's boot.
For the slave module, need to finish these processes:
1. Set the boot location to one PCIE interface by RCW.
2. Set a specific TLB entry for the boot process.
3. Set a LAW entry with the TargetID of one PCIE for the boot.
4. Set a specific TLB entry in order to fetch ucode and ENV from
master.
5. Set a LAW entry with the TargetID one of the PCIE ports for
ucode and ENV.
6. Slave's u-boot image should be generated specifically by
make xxxx_SRIO_PCIE_BOOT_config.
This will set SYS_TEXT_BASE=0xFFF80000 and other configurations.
In addition, the processes are very similar between boot from SRIO and
boot from PCIE. Some configurations like the address spaces can be set to
the same. So the module of boot from PCIE was added based on the existing
module of boot from SRIO, and the following changes were needed:
1. Updated the README.srio-boot-corenet to add descriptions about
boot from PCIE, and change the name to
README.srio-pcie-boot-corenet.
2. Changed the compile config "xxxx_SRIOBOOT_SLAVE" to
"xxxx_SRIO_PCIE_BOOT", and the image builded with
"xxxx_SRIO_PCIE_BOOT" can support both the boot from SRIO and
from PCIE.
3. Updated other macros and documents if needed to add information
about boot from PCIE.
Signed-off-by: Liu Gang <Gang.Liu@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
2012-08-09 05:10:03 +00:00
|
|
|
#ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE
|
|
|
|
|
#define CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR 0xFFE00000
|
|
|
|
|
#define CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR_PHYS \
|
|
|
|
|
(0x300000000ull | CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR)
|
2012-08-09 05:09:59 +00:00
|
|
|
#endif
|
|
|
|
|
|
2011-07-07 04:29:15 +00:00
|
|
|
/*
|
|
|
|
|
* eSPI - Enhanced SPI
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* General PCI
|
|
|
|
|
* Memory space is mapped 1-1, but I/O space must start from 0.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* controller 1, direct to uli, tgtid 3, Base address 20000 */
|
|
|
|
|
#define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000
|
|
|
|
|
#define CONFIG_SYS_PCIE1_MEM_PHYS 0xc00000000ull
|
|
|
|
|
#define CONFIG_SYS_PCIE1_IO_VIRT 0xf8000000
|
|
|
|
|
#define CONFIG_SYS_PCIE1_IO_PHYS 0xff8000000ull
|
|
|
|
|
|
|
|
|
|
/* controller 2, Slot 2, tgtid 2, Base address 201000 */
|
|
|
|
|
#define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000
|
|
|
|
|
#define CONFIG_SYS_PCIE2_MEM_PHYS 0xc20000000ull
|
|
|
|
|
#define CONFIG_SYS_PCIE2_IO_VIRT 0xf8010000
|
|
|
|
|
#define CONFIG_SYS_PCIE2_IO_PHYS 0xff8010000ull
|
|
|
|
|
|
|
|
|
|
/* controller 3, Slot 1, tgtid 1, Base address 202000 */
|
|
|
|
|
#define CONFIG_SYS_PCIE3_MEM_VIRT 0xc0000000
|
|
|
|
|
#define CONFIG_SYS_PCIE3_MEM_PHYS 0xc40000000ull
|
|
|
|
|
#define CONFIG_SYS_PCIE3_IO_VIRT 0xf8020000
|
|
|
|
|
#define CONFIG_SYS_PCIE3_IO_PHYS 0xff8020000ull
|
|
|
|
|
|
|
|
|
|
/* Qman/Bman */
|
|
|
|
|
#define CONFIG_SYS_BMAN_NUM_PORTALS 10
|
|
|
|
|
#define CONFIG_SYS_BMAN_MEM_BASE 0xf4000000
|
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
|
#define CONFIG_SYS_BMAN_MEM_PHYS 0xff4000000ull
|
|
|
|
|
#else
|
|
|
|
|
#define CONFIG_SYS_BMAN_MEM_PHYS CONFIG_SYS_BMAN_MEM_BASE
|
|
|
|
|
#endif
|
|
|
|
|
#define CONFIG_SYS_BMAN_MEM_SIZE 0x00200000
|
2014-12-08 19:54:01 +00:00
|
|
|
#define CONFIG_SYS_BMAN_SP_CENA_SIZE 0x4000
|
|
|
|
|
#define CONFIG_SYS_BMAN_SP_CINH_SIZE 0x1000
|
|
|
|
|
#define CONFIG_SYS_BMAN_CENA_BASE CONFIG_SYS_BMAN_MEM_BASE
|
|
|
|
|
#define CONFIG_SYS_BMAN_CENA_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
|
|
|
|
|
#define CONFIG_SYS_BMAN_CINH_BASE (CONFIG_SYS_BMAN_MEM_BASE + \
|
|
|
|
|
CONFIG_SYS_BMAN_CENA_SIZE)
|
|
|
|
|
#define CONFIG_SYS_BMAN_CINH_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
|
|
|
|
|
#define CONFIG_SYS_BMAN_SWP_ISDR_REG 0xE08
|
2011-07-07 04:29:15 +00:00
|
|
|
#define CONFIG_SYS_QMAN_NUM_PORTALS 10
|
|
|
|
|
#define CONFIG_SYS_QMAN_MEM_BASE 0xf4200000
|
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
|
#define CONFIG_SYS_QMAN_MEM_PHYS 0xff4200000ull
|
|
|
|
|
#else
|
|
|
|
|
#define CONFIG_SYS_QMAN_MEM_PHYS CONFIG_SYS_QMAN_MEM_BASE
|
|
|
|
|
#endif
|
|
|
|
|
#define CONFIG_SYS_QMAN_MEM_SIZE 0x00200000
|
2014-12-08 19:54:01 +00:00
|
|
|
#define CONFIG_SYS_QMAN_SP_CENA_SIZE 0x4000
|
|
|
|
|
#define CONFIG_SYS_QMAN_SP_CINH_SIZE 0x1000
|
|
|
|
|
#define CONFIG_SYS_QMAN_CENA_BASE CONFIG_SYS_QMAN_MEM_BASE
|
|
|
|
|
#define CONFIG_SYS_QMAN_CENA_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
|
|
|
|
|
#define CONFIG_SYS_QMAN_CINH_BASE (CONFIG_SYS_QMAN_MEM_BASE + \
|
|
|
|
|
CONFIG_SYS_QMAN_CENA_SIZE)
|
|
|
|
|
#define CONFIG_SYS_QMAN_CINH_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
|
|
|
|
|
#define CONFIG_SYS_QMAN_SWP_ISDR_REG 0xE08
|
2011-07-07 04:29:15 +00:00
|
|
|
|
|
|
|
|
#define CONFIG_SYS_DPAA_FMAN
|
|
|
|
|
#define CONFIG_SYS_DPAA_PME
|
2011-11-22 15:21:25 +00:00
|
|
|
#define CONFIG_SYS_FDT_PAD (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)
|
2011-07-07 04:29:15 +00:00
|
|
|
|
|
|
|
|
#ifdef CONFIG_PCI
|
|
|
|
|
#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
|
|
|
|
|
#endif /* CONFIG_PCI */
|
|
|
|
|
|
2011-07-27 01:55:51 +00:00
|
|
|
/* SATA */
|
2012-11-26 00:05:38 +00:00
|
|
|
#define CONFIG_FSL_SATA_V2
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_FSL_SATA_V2
|
2011-07-27 01:55:51 +00:00
|
|
|
#define CONFIG_SATA1
|
|
|
|
|
#define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR
|
|
|
|
|
#define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA
|
|
|
|
|
#define CONFIG_SATA2
|
|
|
|
|
#define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR
|
|
|
|
|
#define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA
|
|
|
|
|
|
|
|
|
|
#define CONFIG_LBA48
|
|
|
|
|
#endif
|
|
|
|
|
|
2011-07-07 04:29:15 +00:00
|
|
|
#ifdef CONFIG_FMAN_ENET
|
|
|
|
|
#define CONFIG_SYS_FM1_DTSEC1_PHY_ADDR 0x2
|
|
|
|
|
#define CONFIG_SYS_FM1_DTSEC2_PHY_ADDR 0x3
|
|
|
|
|
#define CONFIG_SYS_FM1_DTSEC3_PHY_ADDR 0x4
|
|
|
|
|
#define CONFIG_SYS_FM1_DTSEC4_PHY_ADDR 0x1
|
|
|
|
|
#define CONFIG_SYS_FM1_DTSEC5_PHY_ADDR 0x0
|
|
|
|
|
|
|
|
|
|
#define CONFIG_SYS_FM1_DTSEC1_RISER_PHY_ADDR 0x1c
|
|
|
|
|
#define CONFIG_SYS_FM1_DTSEC2_RISER_PHY_ADDR 0x1d
|
|
|
|
|
#define CONFIG_SYS_FM1_DTSEC3_RISER_PHY_ADDR 0x1e
|
|
|
|
|
#define CONFIG_SYS_FM1_DTSEC4_RISER_PHY_ADDR 0x1f
|
|
|
|
|
|
2011-07-19 08:20:13 +00:00
|
|
|
#define CONFIG_SYS_FM1_10GEC1_PHY_ADDR 0
|
|
|
|
|
|
2011-07-07 04:29:15 +00:00
|
|
|
#define CONFIG_SYS_TBIPA_VALUE 8
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Environment
|
|
|
|
|
*/
|
|
|
|
|
#define CONFIG_LOADS_ECHO /* echo on for serial download */
|
|
|
|
|
#define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* USB
|
|
|
|
|
*/
|
2012-04-18 19:39:53 +00:00
|
|
|
#define CONFIG_HAS_FSL_DR_USB
|
|
|
|
|
#define CONFIG_HAS_FSL_MPH_USB
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_HAS_FSL_DR_USB) || defined(CONFIG_HAS_FSL_MPH_USB)
|
2011-07-07 04:29:15 +00:00
|
|
|
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
|
2012-04-18 19:39:53 +00:00
|
|
|
#endif
|
|
|
|
|
|
2011-07-07 04:29:15 +00:00
|
|
|
#ifdef CONFIG_MMC
|
|
|
|
|
#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
|
|
|
|
|
#define CONFIG_SYS_FSL_ESDHC_BROKEN_TIMEOUT
|
|
|
|
|
#endif
|
2014-10-15 06:05:31 +00:00
|
|
|
|
2011-07-07 04:29:15 +00:00
|
|
|
/*
|
|
|
|
|
* Miscellaneous configurable options
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* For booting Linux, the board info and command line data
|
|
|
|
|
* have to be in the first 64 MB of memory, since this is
|
|
|
|
|
* the maximum mapped by the Linux kernel during initialization.
|
|
|
|
|
*/
|
|
|
|
|
#define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory for Linux */
|
|
|
|
|
#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Environment Configuration
|
|
|
|
|
*/
|
2011-10-13 13:03:47 +00:00
|
|
|
#define CONFIG_ROOTPATH "/opt/nfsroot"
|
2011-07-07 04:29:15 +00:00
|
|
|
#define CONFIG_UBOOTPATH u-boot.bin
|
|
|
|
|
|
|
|
|
|
#define __USB_PHY_TYPE utmi
|
|
|
|
|
|
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
|
|
|
"hwconfig=fsl_ddr:ctlr_intlv=cacheline," \
|
|
|
|
|
"bank_intlv=cs0_cs1\0" \
|
|
|
|
|
"netdev=eth0\0" \
|
2012-09-23 15:41:24 +00:00
|
|
|
"uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
|
|
|
|
|
"ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0" \
|
2011-07-07 04:29:15 +00:00
|
|
|
"tftpflash=tftpboot $loadaddr $uboot && " \
|
|
|
|
|
"protect off $ubootaddr +$filesize && " \
|
|
|
|
|
"erase $ubootaddr +$filesize && " \
|
|
|
|
|
"cp.b $loadaddr $ubootaddr $filesize && " \
|
|
|
|
|
"protect on $ubootaddr +$filesize && " \
|
|
|
|
|
"cmp.b $loadaddr $ubootaddr $filesize\0" \
|
|
|
|
|
"consoledev=ttyS0\0" \
|
2012-09-23 15:41:24 +00:00
|
|
|
"usb_phy_type=" __stringify(__USB_PHY_TYPE) "\0" \
|
2011-07-07 04:29:15 +00:00
|
|
|
"usb_dr_mode=host\0" \
|
|
|
|
|
"ramdiskaddr=2000000\0" \
|
|
|
|
|
"ramdiskfile=p2041rdb/ramdisk.uboot\0" \
|
2016-07-19 22:52:06 +00:00
|
|
|
"fdtaddr=1e00000\0" \
|
2011-07-07 04:29:15 +00:00
|
|
|
"fdtfile=p2041rdb/p2041rdb.dtb\0" \
|
2014-05-15 00:33:45 +00:00
|
|
|
"bdev=sda3\0"
|
2011-07-07 04:29:15 +00:00
|
|
|
|
|
|
|
|
#include <asm/fsl_secure_boot.h>
|
|
|
|
|
|
|
|
|
|
#endif /* __CONFIG_H */
|
