2016-12-28 16:43:40 +00:00
|
|
|
config SYS_FSL_DDR
|
|
|
|
|
bool
|
|
|
|
|
help
|
|
|
|
|
Select Freescale General DDR driver, shared between most Freescale
|
2021-05-15 01:34:26 +00:00
|
|
|
PowerPC- based SoCs (such as mpc83xx, mpc85xx and ARM- based
|
|
|
|
|
Layerscape SoCs (such as ls2080a).
|
2016-12-28 16:43:40 +00:00
|
|
|
|
|
|
|
|
config SYS_FSL_MMDC
|
|
|
|
|
bool
|
|
|
|
|
help
|
|
|
|
|
Select Freescale Multi Mode DDR controller (MMDC).
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_DDR_BE
|
|
|
|
|
bool
|
|
|
|
|
help
|
|
|
|
|
Access DDR registers in big-endian
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_DDR_LE
|
|
|
|
|
bool
|
|
|
|
|
help
|
|
|
|
|
Access DDR registers in little-endian
|
|
|
|
|
|
2019-02-01 05:22:01 +00:00
|
|
|
config FSL_DDR_BIST
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config FSL_DDR_INTERACTIVE
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config FSL_DDR_SYNC_REFRESH
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config FSL_DDR_FIRST_SLOT_QUAD_CAPABLE
|
|
|
|
|
bool
|
|
|
|
|
|
2016-12-28 16:43:40 +00:00
|
|
|
menu "Freescale DDR controllers"
|
|
|
|
|
depends on SYS_FSL_DDR
|
|
|
|
|
|
2016-12-28 16:43:45 +00:00
|
|
|
config SYS_NUM_DDR_CTLRS
|
2016-12-28 16:43:44 +00:00
|
|
|
int "Maximum DDR controllers"
|
|
|
|
|
default 3 if ARCH_LS2080A || \
|
|
|
|
|
ARCH_T4240
|
|
|
|
|
default 2 if ARCH_B4860 || \
|
|
|
|
|
ARCH_BSC9132 || \
|
|
|
|
|
ARCH_P4080 || \
|
|
|
|
|
ARCH_P5040 || \
|
armv8: lx2160a: Add LX2160A SoC Support
LX2160A Soc is based on Layerscape Chassis Generation 3.2
architecture with features:
16 ARM v8 Cortex-A72 cores in 8 cluster, CCN508, SEC,
2 64-bit DDR4 memory controller, RGMII, 8 I2C controllers,
3 serdes modules, USB 3.0, SATA, 4 PL011 SBSA UARTs,
4 TZASC instances, etc.
SoC personalites:
LX2120A is SoC with Twelve 64-bit ARM v8 Cortex-A72 CPUs
LX2080A is SoC with Eight 64-bit ARM v8 Cortex-A72 CPUs
Signed-off-by: Bao Xiaowei <xiaowei.bao@nxp.com>
Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Signed-off-by: Meenakshi Aggarwal <meenakshi.aggarwal@nxp.com>
Signed-off-by: Vabhav Sharma <vabhav.sharma@nxp.com>
Signed-off-by: Sriram Dash <sriram.dash@nxp.com>
Signed-off-by: Priyanka Jain <priyanka.jain@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
2018-10-29 09:17:09 +00:00
|
|
|
ARCH_LX2160A || \
|
armv8: lx2162a: Add Soc changes to support LX2162A
LX2162 is LX2160 based SoC, it has same die as of LX2160
with different packaging.
LX2162A support 64-bit 2.9GT/s DDR4 memory, i2c, micro-click module,
microSD card, eMMC support, serial console, qspi nor flash, qsgmii,
sgmii, 25g, 40g, 50g network interface, one usb 3.0 and serdes
interface to support three PCIe gen3 interface.
Signed-off-by: Meenakshi Aggarwal <meenakshi.aggarwal@nxp.com>
[Fixed whitespace errors]
Signed-off-by: Priyanka Jain <priyanka.jain@nxp.com>
2020-10-29 13:46:16 +00:00
|
|
|
ARCH_LX2162A || \
|
2016-12-28 16:43:44 +00:00
|
|
|
ARCH_T4160
|
|
|
|
|
default 1
|
|
|
|
|
|
2016-12-28 16:43:40 +00:00
|
|
|
config SYS_FSL_DDR_VER
|
|
|
|
|
int
|
|
|
|
|
default 50 if SYS_FSL_DDR_VER_50
|
|
|
|
|
default 47 if SYS_FSL_DDR_VER_47
|
|
|
|
|
default 46 if SYS_FSL_DDR_VER_46
|
|
|
|
|
default 44 if SYS_FSL_DDR_VER_44
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_DDR_VER_50
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_DDR_VER_47
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_DDR_VER_46
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_DDR_VER_44
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_DDRC_GEN1
|
|
|
|
|
bool
|
|
|
|
|
help
|
|
|
|
|
Enable Freescale DDR controller.
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_DDRC_GEN2
|
|
|
|
|
bool
|
|
|
|
|
depends on !MPC86xx
|
|
|
|
|
help
|
|
|
|
|
Enable Freescale DDR2 controller.
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_DDRC_GEN3
|
|
|
|
|
bool
|
|
|
|
|
depends on PPC
|
|
|
|
|
help
|
|
|
|
|
Enable Freescale DDR3 controller for PowerPC SoCs.
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_DDRC_ARM_GEN3
|
|
|
|
|
bool
|
|
|
|
|
depends on ARM
|
|
|
|
|
help
|
|
|
|
|
Enable Freescale DDR3 controller for ARM SoCs.
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_DDRC_GEN4
|
|
|
|
|
bool
|
|
|
|
|
help
|
|
|
|
|
Enable Freescale DDR4 controller.
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_HAS_DDR4
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_HAS_DDR3
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_HAS_DDR2
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_HAS_DDR1
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
choice
|
|
|
|
|
prompt "DDR technology"
|
|
|
|
|
default SYS_FSL_DDR4 if SYS_FSL_HAS_DDR4
|
|
|
|
|
default SYS_FSL_DDR3 if SYS_FSL_HAS_DDR3
|
|
|
|
|
default SYS_FSL_DDR2 if SYS_FSL_HAS_DDR2
|
|
|
|
|
default SYS_FSL_DDR1 if SYS_FSL_HAS_DDR1
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_DDR4
|
|
|
|
|
bool "Freescale DDR4 controller"
|
|
|
|
|
depends on SYS_FSL_HAS_DDR4
|
|
|
|
|
select SYS_FSL_DDRC_GEN4
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_DDR3
|
|
|
|
|
bool "Freescale DDR3 controller"
|
|
|
|
|
depends on SYS_FSL_HAS_DDR3
|
|
|
|
|
select SYS_FSL_DDRC_GEN3 if PPC
|
|
|
|
|
select SYS_FSL_DDRC_ARM_GEN3 if ARM
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_DDR2
|
|
|
|
|
bool "Freescale DDR2 controller"
|
|
|
|
|
depends on SYS_FSL_HAS_DDR2
|
|
|
|
|
select SYS_FSL_DDRC_GEN2 if (!MPC86xx && !SYS_FSL_DDRC_GEN3)
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_DDR1
|
|
|
|
|
bool "Freescale DDR1 controller"
|
|
|
|
|
depends on SYS_FSL_HAS_DDR1
|
|
|
|
|
select SYS_FSL_DDRC_GEN1
|
|
|
|
|
|
|
|
|
|
endchoice
|
|
|
|
|
|
|
|
|
|
endmenu
|
2016-12-28 16:43:41 +00:00
|
|
|
|
|
|
|
|
config SYS_FSL_ERRATUM_A008378
|
|
|
|
|
bool
|
|
|
|
|
|
2019-11-20 16:07:34 +00:00
|
|
|
config SYS_FSL_ERRATUM_A008109
|
|
|
|
|
bool
|
|
|
|
|
|
2016-12-28 16:43:41 +00:00
|
|
|
config SYS_FSL_ERRATUM_A008511
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_ERRATUM_A009663
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_ERRATUM_A009801
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_ERRATUM_A009803
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_ERRATUM_A009942
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_ERRATUM_A010165
|
|
|
|
|
bool
|
2016-12-28 16:43:43 +00:00
|
|
|
|
|
|
|
|
config SYS_FSL_ERRATUM_NMG_DDR120
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_ERRATUM_DDR_115
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_ERRATUM_DDR111_DDR134
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_ERRATUM_DDR_A003
|
|
|
|
|
bool
|
|
|
|
|
|
|
|
|
|
config SYS_FSL_ERRATUM_DDR_A003474
|
|
|
|
|
bool
|
