Mirrors/m1n1
2
0
Fork 0
mirror of https://github.com/AsahiLinux/m1n1 synced 2024-11-26 16:30:17 +00:00
Code Issues Projects Releases Packages Wiki Activity
435 commits 13 branches 49 tags 8.7 MiB
Commit graph

435 commits

This branch
This branch
All branches
Author SHA1 Message Date
Hector Martin
469b1258c0 hv.py: Branding 2021-05-28 02:13:23 +09:00
Hector Martin
3427bc0a2e hv.py: Be more selective about MMIO tracing 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-28 02:13:23 +09:00
Hector Martin
fe651cb9d7 hv_vm: Add more load/store emulation 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-28 02:13:23 +09:00
Hector Martin
12a7a0f1bb hv_exc: Allow the guest to see a bit of stolen time 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-28 02:13:23 +09:00
Hector Martin
fe2e89573e hv: Move break handling to hv_tick(), properly poll 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-28 02:13:23 +09:00
Hector Martin
64973d43a5 hv.py: Disable exception patching 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-28 02:13:23 +09:00
Hector Martin
f502dc7a83 hv.py: Activate logo improvements 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-28 02:13:23 +09:00
Hector Martin
66fc157e94 fb: Improve visuals 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-28 00:45:05 +09:00
Hector Martin
db0252a1d6 hv_exc: Steal time from the guest during HV exceptions 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-28 00:38:42 +09:00
Hector Martin
dd443d2c2c cpu_regs: Fix missing IMP_APL prefixes 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-28 00:38:11 +09:00
Hector Martin
0265edebba hv_exc: Add ACTLR_EL1 sysreg forwarding 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-28 00:37:48 +09:00
Hector Martin
a21e46031e kboot: Only initialize PCIe when booting a kernel payload 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-28 00:04:52 +09:00
Hector Martin
bd8ae6f4f6 pcie: Add a pcie_shutdown() function and call it on hv init 
Guests don't like it if PCIe is initialized already

Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-28 00:03:11 +09:00
Hector Martin
3a44625803 hv.py; mmiotrace: Show op width 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-28 00:00:54 +09:00
Hector Martin
77a36a7d34 utils,proxy: Add basic SIMD register fetch and mutation support 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 22:57:25 +09:00
Hector Martin
5d0f6e21f6 utils: Coerce address lookup addresses to int 
If this is a wrapper class, "in range()" is not optimized and does a
linear scan through the range...

Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 22:14:09 +09:00
Hector Martin
ae55e1c5dc hv_vm: Add debug breadcrumbs 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 22:05:23 +09:00
Hector Martin
f792b128c5 hv_vm: Suspend watchdog around mmiotrace event writes 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 22:05:23 +09:00
Vincent Duvert
3d1747466b Add an option to disable checksumming if possible 
* Introduce feature flags which allows the proxy and m1n1 to determine which
features they have in common.
* Add a feature flag that disables checksumming (by replacing checksums with
constant values) for the data packets exchanged by REQ_MEMREAD, REQ_MEMWRITE
and REQ_EVENT. The feature is enabled if m1n1 supports it; checksumming is kept
enabled for UART communication.
* To ensure no packet loss when checksumming is disabled, an extra sentinel
value is added after the exchanged data for memory read/write operations.

Signed-off-by: Vincent Duvert <vincent@duvert.net>
 2021-05-27 21:34:37 +09:00
Janne Grunau
16f0abe6bb hv.py: resolve adresses from ADT in mmiotrace 
Signed-off-by: Janne Grunau <j@jannau.net>
 2021-05-27 21:32:05 +09:00
Janne Grunau
67cdf57540 adt.py: add option to retrieve the adt from m1n1 
Signed-off-by: Janne Grunau <j@jannau.net>
 2021-05-27 21:32:05 +09:00
Janne Grunau
07314994ed adt.py: raise AttributeError in ADTNode._getattr__() 
Signed-off-by: Janne Grunau <j@jannau.net>
 2021-05-27 21:32:05 +09:00
Hector Martin
2aa41192ed hv.py: Put back UART MMIO bypass 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 21:29:58 +09:00
Hector Martin
0f99ee834d hv.py: Put back most of the removed ADT nodes 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 21:29:58 +09:00
Hector Martin
dedada1f57 hv.py: Remove sync mode from main MMIO region 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 21:29:58 +09:00
Hector Martin
85411d1714 hv_vm: Add support for 128-bit ops, stp/ldp, fix some emu bugs 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 21:29:58 +09:00
Hector Martin
bfe8c94c47 hv_wdt: Add hypervisor watchdog on secondary core 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 21:28:43 +09:00
Hector Martin
c93f856c92 exception: Only enable IRQs on the primary core 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 21:28:43 +09:00
Hector Martin
0a91cc2b08 gxf: Make gl_call work with GXF or SPRR locked 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 21:28:43 +09:00
Hector Martin
a5a974791b hv: Support handling GL2 exceptions 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 21:28:43 +09:00
Hector Martin
b1e09ad509 exception,gxf: Turn off PAN on exception entry 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 21:11:14 +09:00
Hector Martin
45960036c8 find_regs.py: Fix typo 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 21:10:37 +09:00
Hector Martin
aa72f50e50 iodev: Do not print leading * for empty buffer prints on alt path 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 21:10:00 +09:00
Hector Martin
0786894201 uart: Add uart_printf() 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 21:09:48 +09:00
Hector Martin
532b43f0a4 utils: debug_printf: Use vsnprintf instead of vsprintf 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-27 21:09:15 +09:00
Hector Martin
f44942015f hv.py: Current mmiotrace config/experiments 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-25 20:12:20 +09:00
Hector Martin
5d8b3a1ab1 hv.py: Remove more devices for testing 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-25 20:12:20 +09:00
Hector Martin
59cf1a1bcd hv.py: Map low physmem to the guest 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-25 20:12:20 +09:00
Hector Martin
81808da562 hv_exc: Set the step timer to 100 cycles 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-25 20:12:20 +09:00
Hector Martin
e92e075fba hv_exc: Add IPI and guest timer FIQ virtualization 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-25 20:12:20 +09:00
Hector Martin
c943af62b9 hv: Enable FIQ trapping 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-25 20:12:20 +09:00
Hector Martin
75f206e65c hv_exc, hv.py: Add support for interrupting guest with ^C 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-25 20:12:20 +09:00
Hector Martin
1ce8d8b706 hv: Add hv_write_hcr() to handle GXF 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-25 20:12:20 +09:00
Hector Martin
2e014f58fa hv: Implement a periodic hypervisor ptimer and use vtimer for stepping 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-25 20:12:20 +09:00
Hector Martin
76c283deba hv_vm: Delay after sync mmiotrace events 
This allows the USB hardware to get a chance to deliver the packets to
the host, in case the poke would break it.

Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-25 20:12:20 +09:00
Hector Martin
1b1653dfe9 hv_vm: Simplify r31 handling, move LR adjustment to hv_exc.c 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-25 20:12:20 +09:00
Hector Martin
ba3a1b1028 hacr_trap_bits.py: Enable GXF around checks 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-25 20:12:20 +09:00
Hector Martin
48c7fc725b cpu_regs.h: Add IPI and VM timer reg defines 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-25 20:12:20 +09:00
Hector Martin
e484d6df70 cpu_regs.h: Add Apple-defined exception types 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-25 20:12:20 +09:00
Hector Martin
b1f55015eb arm_cpu_regs.h: Add sysreg exception ISS bit defines 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-25 20:12:20 +09:00