2021-06-29 21:19:20 +00:00
# pragma once
# include <stm32wbxx_ll_tim.h>
# ifdef __cplusplus
extern " C " {
# endif
/** Timer ISR */
2022-03-29 17:37:23 +00:00
typedef void ( * FuriHalInterruptISR ) ( void * context ) ;
typedef enum {
// TIM1, TIM16, TIM17
FuriHalInterruptIdTim1TrgComTim17 ,
FuriHalInterruptIdTim1Cc ,
FuriHalInterruptIdTim1UpTim16 ,
// TIM2
FuriHalInterruptIdTIM2 ,
// DMA1
FuriHalInterruptIdDma1Ch1 ,
FuriHalInterruptIdDma1Ch2 ,
FuriHalInterruptIdDma1Ch3 ,
FuriHalInterruptIdDma1Ch4 ,
FuriHalInterruptIdDma1Ch5 ,
FuriHalInterruptIdDma1Ch6 ,
FuriHalInterruptIdDma1Ch7 ,
// DMA2
FuriHalInterruptIdDma2Ch1 ,
FuriHalInterruptIdDma2Ch2 ,
FuriHalInterruptIdDma2Ch3 ,
FuriHalInterruptIdDma2Ch4 ,
FuriHalInterruptIdDma2Ch5 ,
FuriHalInterruptIdDma2Ch6 ,
FuriHalInterruptIdDma2Ch7 ,
// RCC
FuriHalInterruptIdRcc ,
// Comp
FuriHalInterruptIdCOMP ,
// HSEM
FuriHalInterruptIdHsem ,
[FL-2399, FL-2261] Tickless sleep shenanigans (#1168)
* Disable USART in sleep
* Restore UART state on suspend/resume
* FuriHal: Enable stop mode and add insomnia to I2C and SPI
* Remove IDLE interrupt
* FuriHal: add FPU isr and disable all FPU interrupt, add core2 stop mode configuration on deep sleep
* FuriHal: tie stop mode debug with debug rtc flag
* FuriHal: adjust flash latency on clock switch, tie mcu debug with RTC debug flag
* FuriHal: move resource init to early stage
* Add EXTI pending check, enable debug traps with compile-time flag
* Wrap sleep debug functions in conditional compilation
* Remove erroneous changed
* Do not use CSS, remove it from everywhere
* Enable/disable USB on VBUS connect (prototype)
* FuriHal: add LPMS and DEEPSLEEP magic, workaround state inconsistency between cores
* FuriHal: honor c1 LMPS
* USB mode switch fix
* Applications: add flags and insomnia bypass system
* Correct spelling
* FuriHal: cleanup insomnia usage, reset sleep flags on wakeup, add shutdown api
* FuriHal: extra check on reinit request
* FuriHal: rename gpio_display_rst pin to gpio_display_rst_n
* FuriHal: add debug HAL
* FuriHal: add some magic to core2 reload procedure, fix issue with crash on ble keyboard exit
* FuriHal: cleanup ble glue, add BLE_GLUE_DEBUG flag
* FuriHal: ble reinit API, move os timer to LPTIM1 for deep sleep capability, shutdown that works
* FuriHal: take insomnia while shutdown
* Remove USB switch on/off on VBUS change
* Better tick skew handling
* Improve tick consistency under load
* Add USB_HP dummy IRQ handler
* Move interrupt check closer to sleep
* Clean up includes
* Re-enable Insomnia globally
* FuriHal: enable CSS
* FuriHal: remove questionable core2 clock shenanigans
* FuriHal: use core1 RCC registers in idle timer config
* FuriHal: return back CSS handlers, add lptim isr dispatching
Co-authored-by: Aleksandr Kutuzov <alleteam@gmail.com>
Co-authored-by: nminaylov <nm29719@gmail.com>
2022-04-29 13:29:51 +00:00
// LPTIMx
FuriHalInterruptIdLpTim1 ,
FuriHalInterruptIdLpTim2 ,
2024-01-15 23:09:37 +00:00
//UARTx
FuriHalInterruptIdUart1 ,
//LPUARTx
FuriHalInterruptIdLpUart1 ,
2022-03-29 17:37:23 +00:00
// Service value
FuriHalInterruptIdMax ,
} FuriHalInterruptId ;
2021-06-29 21:19:20 +00:00
2024-01-15 23:17:07 +00:00
typedef enum {
FuriHalInterruptPriorityLowest =
- 3 , /**< Lowest priority level, you can use ISR-safe OS primitives */
FuriHalInterruptPriorityLower =
- 2 , /**< Lower priority level, you can use ISR-safe OS primitives */
FuriHalInterruptPriorityLow =
- 1 , /**< Low priority level, you can use ISR-safe OS primitives */
FuriHalInterruptPriorityNormal =
0 , /**< Normal(default) priority level, you can use ISR-safe OS primitives */
FuriHalInterruptPriorityHigh =
1 , /**< High priority level, you can use ISR-safe OS primitives */
FuriHalInterruptPriorityHigher =
2 , /**< Higher priority level, you can use ISR-safe OS primitives */
FuriHalInterruptPriorityHighest =
3 , /**< Highest priority level, you can use ISR-safe OS primitives */
/* Special group, read docs first(ALL OF THEM: especially FreeRTOS configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY) */
FuriHalInterruptPriorityKamiSama =
6 , /**< Forget about thread safety, you are god now. No one can prevent you from messing with OS critical section. You are not allowed to use any OS primitives, but who can stop you? Use this priority only for direct hardware interaction with LL HAL. */
} FuriHalInterruptPriority ;
2021-07-15 13:54:11 +00:00
/** Initialize interrupt subsystem */
2024-03-19 14:43:52 +00:00
void furi_hal_interrupt_init ( void ) ;
2021-07-15 13:54:11 +00:00
2022-03-29 17:37:23 +00:00
/** Set ISR and enable interrupt with default priority
2024-01-15 23:17:07 +00:00
*
* @ warning Interrupt flags are not cleared automatically . You may want to
* ensure that your peripheral status flags are cleared .
*
* @ param index - interrupt ID
* @ param isr - your interrupt service routine or use NULL to clear
* @ param context - isr context
2021-07-15 13:54:11 +00:00
*/
2022-03-29 17:37:23 +00:00
void furi_hal_interrupt_set_isr ( FuriHalInterruptId index , FuriHalInterruptISR isr , void * context ) ;
2021-07-15 13:54:11 +00:00
2022-03-29 17:37:23 +00:00
/** Set ISR and enable interrupt with custom priority
2024-01-15 23:17:07 +00:00
*
* @ warning Interrupt flags are not cleared automatically . You may want to
* ensure that your peripheral status flags are cleared .
*
* @ param index - interrupt ID
* @ param priority - One of FuriHalInterruptPriority
* @ param isr - your interrupt service routine or use NULL to clear
* @ param context - isr context
2021-06-29 21:19:20 +00:00
*/
2022-03-29 17:37:23 +00:00
void furi_hal_interrupt_set_isr_ex (
FuriHalInterruptId index ,
2024-01-15 23:17:07 +00:00
FuriHalInterruptPriority priority ,
2022-03-29 17:37:23 +00:00
FuriHalInterruptISR isr ,
void * context ) ;
2021-06-29 21:19:20 +00:00
# ifdef __cplusplus
}
# endif