mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 07:34:31 +00:00
ca27227c59
The PDK2 board is capable of running both 100M and 1G ethernet. However, the i.MX6 has only one ethernet MAC, so it is possible to configure either 100M or 1G Ethernet. In case of 100M option, the PHY is on the SoM and the signals are routed to a RJ45 port. For 1G the PHY is on the PDK2 board with another RJ45 port. 100M and 1G ethernet use different signal pins from the i.MX6, but share the MDIO bus. This SoM board combination is used to demonstrate how to enable 1G ethernet configuration. Signed-off-by: Christoph Niedermaier <cniedermaier@dh-electronics.com> Signed-off-by: Marek Vasut <marex@denx.de> Cc: Christoph Niedermaier <cniedermaier@dh-electronics.com> Cc: Stefano Babic <sbabic@denx.de>
23 lines
417 B
Text
23 lines
417 B
Text
// SPDX-License-Identifier: (GPL-2.0+)
|
|
/*
|
|
* Copyright (C) 2020 Harald Seiler <hws@denx.de>
|
|
*/
|
|
|
|
#include "imx6qdl-dhcom-u-boot.dtsi"
|
|
|
|
/ {
|
|
fec_vio: regulator-fec {
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "fec-vio";
|
|
gpio = <&gpio1 7 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
&fec {
|
|
phy-reset-gpios = <&gpio3 29 GPIO_ACTIVE_LOW>;
|
|
phy-reset-duration = <1>;
|
|
phy-reset-post-delay = <10>;
|
|
|
|
phy-supply = <&fec_vio>;
|
|
};
|