u-boot/arch/x86/include/asm/arch-queensbay
Bin Meng e5ffa4bb62 x86: queensbay: Really disable IGD
According to Atom E6xx datasheet, setting VGA Disable (bit17)
of Graphics Controller register (offset 0x50) prevents IGD
(D2:F0) from reporting itself as a VGA display controller
class in the PCI configuration space, and should also prevent
it from responding to VGA legacy memory range and I/O addresses.

However test result shows that with just VGA Disable bit set and
a PCIe graphics card connected to one of the PCIe controllers on
the E6xx, accessing the VGA legacy space still causes system hang.
After a number of attempts, it turns out besides VGA Disable bit,
the SDVO (D3:F0) device should be disabled to make it work.

To simplify, use the Function Disable register (offset 0xc4)
to disable both IGD (D2:F0) and SDVO (D3:F0) devices. Now these
two devices will be completely disabled (invisible in the PCI
configuration space) unless a system reset is performed.

Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Acked-by: Simon Glass <sjg@chromium.org>
2015-11-13 06:46:20 -08:00
..
fsp x86: fsp: Do not assert VPD_IMAGE_REV when DEBUG 2015-08-14 03:24:21 -06:00
device.h x86: queensbay: Implement PIRQ routing 2015-04-29 18:51:49 -06:00
gpio.h x86: ich6-gpio: Add Intel Tunnel Creek GPIO support 2014-12-18 17:26:06 -07:00
tnc.h x86: queensbay: Really disable IGD 2015-11-13 06:46:20 -08:00