mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-25 06:00:43 +00:00
35d48ea8c0
There is an existing CONFIG_MCFTMR Kconfig symbol,
use it and drop all other instances of CFG_MCFTMR.
This duality is likely a result of bogus conversion
to Kconfig.
Fixes: 7ff7b46e6c ("m68k: rename CONFIG_MCFTMR to CFG_MCFTMR")
Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
131 lines
3.9 KiB
C
131 lines
3.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Configuation settings for the Motorola MC5282EVB board.
|
|
*
|
|
* (C) Copyright 2003 Josef Baumgartner <josef.baumgartner@telex.de>
|
|
*/
|
|
|
|
/*
|
|
* board/config.h - configuration options, board specific
|
|
*/
|
|
|
|
#ifndef _CONFIG_M5282EVB_H
|
|
#define _CONFIG_M5282EVB_H
|
|
|
|
/*
|
|
* High Level Configuration Options
|
|
* (easy to change)
|
|
*/
|
|
|
|
#define CFG_SYS_UART_PORT (0)
|
|
|
|
/* Configuration for environment
|
|
* Environment is embedded in u-boot in the second sector of the flash
|
|
*/
|
|
|
|
#define LDS_BOARD_TEXT \
|
|
. = DEFINED(env_offset) ? env_offset : .; \
|
|
env/embedded.o(.text*);
|
|
|
|
#define CFG_EXTRA_ENV_SETTINGS \
|
|
"netdev=eth0\0" \
|
|
"loadaddr=10000\0" \
|
|
"u-boot=u-boot.bin\0" \
|
|
"load=tftp ${loadaddr) ${u-boot}\0" \
|
|
"upd=run load; run prog\0" \
|
|
"prog=prot off ffe00000 ffe3ffff;" \
|
|
"era ffe00000 ffe3ffff;" \
|
|
"cp.b ${loadaddr} ffe00000 ${filesize};"\
|
|
"save\0" \
|
|
""
|
|
|
|
#define CFG_SYS_CLK 64000000
|
|
|
|
/* PLL Configuration: Ext Clock * 6 (see table 9-4 of MCF user manual) */
|
|
|
|
#define CFG_SYS_MFD 0x02 /* PLL Multiplication Factor Devider */
|
|
#define CFG_SYS_RFD 0x00 /* PLL Reduce Frecuency Devider */
|
|
|
|
/*
|
|
* Low Level Configuration Settings
|
|
* (address mappings, register initial values, etc.)
|
|
* You should know what you are doing if you make changes here.
|
|
*/
|
|
#define CFG_SYS_MBAR 0x40000000
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Definitions for initial stack pointer and data area (in DPRAM)
|
|
*/
|
|
#define CFG_SYS_INIT_RAM_ADDR 0x20000000
|
|
#define CFG_SYS_INIT_RAM_SIZE 0x10000 /* Size of used area in internal SRAM */
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Start addresses for the final memory configuration
|
|
* (Set up by the startup code)
|
|
* Please note that CFG_SYS_SDRAM_BASE _must_ start at 0
|
|
*/
|
|
#define CFG_SYS_SDRAM_BASE 0x00000000
|
|
#define CFG_SYS_SDRAM_SIZE 16 /* SDRAM size in MB */
|
|
#define CFG_SYS_FLASH_BASE CFG_SYS_CS0_BASE
|
|
#define CFG_SYS_INT_FLASH_BASE 0xf0000000
|
|
#define CFG_SYS_INT_FLASH_ENABLE 0x21
|
|
|
|
/*
|
|
* For booting Linux, the board info and command line data
|
|
* have to be in the first 8 MB of memory, since this is
|
|
* the maximum mapped by the Linux kernel during initialization ??
|
|
*/
|
|
#define CFG_SYS_BOOTMAPSZ (CFG_SYS_SDRAM_BASE + (CFG_SYS_SDRAM_SIZE << 20))
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* FLASH organization
|
|
*/
|
|
#ifdef CONFIG_SYS_FLASH_CFI
|
|
|
|
# define CFG_SYS_FLASH_SIZE 0x1000000 /* Max size that the board might have */
|
|
# define CFG_SYS_FLASH_BANKS_LIST { CFG_SYS_FLASH_BASE }
|
|
#endif
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Cache Configuration
|
|
*/
|
|
|
|
#define ICACHE_STATUS (CFG_SYS_INIT_RAM_ADDR + \
|
|
CFG_SYS_INIT_RAM_SIZE - 8)
|
|
#define DCACHE_STATUS (CFG_SYS_INIT_RAM_ADDR + \
|
|
CFG_SYS_INIT_RAM_SIZE - 4)
|
|
#define CFG_SYS_ICACHE_INV (CF_CACR_CINV + CF_CACR_DCM)
|
|
#define CFG_SYS_CACHE_ACR0 (CFG_SYS_SDRAM_BASE | \
|
|
CF_ADDRMASK(CFG_SYS_SDRAM_SIZE) | \
|
|
CF_ACR_EN | CF_ACR_SM_ALL)
|
|
#define CFG_SYS_CACHE_ICACR (CF_CACR_CENB | CF_CACR_DISD | \
|
|
CF_CACR_CEIB | CF_CACR_DBWE | \
|
|
CF_CACR_EUSP)
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Memory bank definitions
|
|
*/
|
|
#define CFG_SYS_CS0_BASE 0xFFE00000
|
|
#define CFG_SYS_CS0_CTRL 0x00001980
|
|
#define CFG_SYS_CS0_MASK 0x001F0001
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Port configuration
|
|
*/
|
|
#define CFG_SYS_PACNT 0x0000000 /* Port A D[31:24] */
|
|
#define CFG_SYS_PADDR 0x0000000
|
|
#define CFG_SYS_PADAT 0x0000000
|
|
|
|
#define CFG_SYS_PBCNT 0x0000000 /* Port B D[23:16] */
|
|
#define CFG_SYS_PBDDR 0x0000000
|
|
#define CFG_SYS_PBDAT 0x0000000
|
|
|
|
#define CFG_SYS_PDCNT 0x0000000 /* Port D D[07:00] */
|
|
|
|
#define CFG_SYS_PEHLPAR 0xC0
|
|
#define CFG_SYS_PUAPAR 0x0F /* UA0..UA3 = Uart 0 +1 */
|
|
#define CFG_SYS_DDRUA 0x05
|
|
#define CFG_SYS_PJPAR 0xFF
|
|
|
|
|
|
#endif /* _CONFIG_M5282EVB_H */
|