mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-15 17:28:15 +00:00
6f5e1dc531
Interactive DDR debugging provides a user interface to view and modify SPD, DIMM parameters, board options and DDR controller registers before DDR is initialized. With this feature, developers can fine-tune DDR for board bringup and other debugging without frequently having to reprogram the flash. To enable this feature, define CONFIG_FSL_DDR_INTERACTIVE in board header file and set an environment variable to activate it. Syntax: setenv ddr_interactive on After reset, U-boot prompts before initializing DDR controllers FSL DDR> The available commands are print print SPD and intermediate computed data reset reboot machine recompute reload SPD and options to default and recompute regs edit modify spd, parameter, or option compute recompute registers from current next_step to end next_step shows current next_step help this message go program the memory controller and continue with u-boot The first command should be "compute", which reads data from DIMM SPDs and board options, performs the calculation then stops before setting DDR controller. A user can use "print" and "edit" commands to view and modify anything. "Go" picks up from current step with any modification and compltes the calculation then enables the DDR controller to continue u-boot. "Recompute" does it over from fresh reading. Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
45 lines
1.1 KiB
Makefile
45 lines
1.1 KiB
Makefile
#
|
|
# Copyright 2008-2011 Freescale Semiconductor, Inc.
|
|
#
|
|
# This program is free software; you can redistribute it and/or
|
|
# modify it under the terms of the GNU General Public License
|
|
# Version 2 as published by the Free Software Foundation.
|
|
#
|
|
|
|
include $(TOPDIR)/config.mk
|
|
|
|
LIB = $(obj)libddr.o
|
|
|
|
COBJS-$(CONFIG_FSL_DDR1) += main.o util.o ctrl_regs.o options.o \
|
|
lc_common_dimm_params.o
|
|
|
|
COBJS-$(CONFIG_FSL_DDR2) += main.o util.o ctrl_regs.o options.o \
|
|
lc_common_dimm_params.o
|
|
|
|
COBJS-$(CONFIG_FSL_DDR3) += main.o util.o ctrl_regs.o options.o \
|
|
lc_common_dimm_params.o
|
|
ifdef CONFIG_DDR_SPD
|
|
SPD := y
|
|
endif
|
|
ifdef CONFIG_SPD_EEPROM
|
|
SPD := y
|
|
endif
|
|
ifdef SPD
|
|
COBJS-$(CONFIG_FSL_DDR1) += ddr1_dimm_params.o
|
|
COBJS-$(CONFIG_FSL_DDR2) += ddr2_dimm_params.o
|
|
COBJS-$(CONFIG_FSL_DDR3) += ddr3_dimm_params.o
|
|
endif
|
|
|
|
COBJS-$(CONFIG_FSL_DDR_INTERACTIVE) += interactive.o
|
|
|
|
SRCS := $(START:.o=.S) $(SOBJS-y:.o=.S) $(COBJS-y:.o=.c)
|
|
OBJS := $(addprefix $(obj),$(SOBJS-y) $(COBJS-y))
|
|
|
|
all: $(obj).depend $(LIB)
|
|
|
|
$(LIB): $(OBJS)
|
|
$(call cmd_link_o_target, $(OBJS))
|
|
|
|
include $(SRCTREE)/rules.mk
|
|
|
|
sinclude $(obj).depend
|