mirror of
https://github.com/AsahiLinux/u-boot
synced 2025-01-09 03:38:52 +00:00
e6a8c6f5c0
Add pe2201 platform code and the device tree of pe2201 platform board.
The initial support comprises the UART and PCIe.
Signed-off-by: TracyMg_Li <TracyMg_Li@outlook.com>
Changes since v1:
fix space corrupt.
Changes since v2:
switch to bootstd and text environment.
Changes since v3:
add environment variables.
37 lines
814 B
C
37 lines
814 B
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2023, Phytium Technology Co., Ltd.
|
|
* lixinde <lixinde@phytium.com.cn>
|
|
* weichangzheng <weichangzheng@phytium.com.cn>
|
|
*/
|
|
|
|
#include <stdio.h>
|
|
#include <string.h>
|
|
#include <linux/arm-smccc.h>
|
|
#include <init.h>
|
|
#include "cpu.h"
|
|
|
|
struct common_config {
|
|
u32 magic;
|
|
u32 version;
|
|
u32 size;
|
|
u8 rev1[4];
|
|
u64 core_bit_map;
|
|
} __attribute((aligned(4)));
|
|
|
|
struct common_config const common_base_info = {
|
|
.magic = PARAMETER_COMMON_MAGIC,
|
|
.version = 0x1,
|
|
.core_bit_map = 0x3333,
|
|
};
|
|
|
|
void sec_init(void)
|
|
{
|
|
u8 buffer[0x100];
|
|
struct arm_smccc_res res;
|
|
|
|
memcpy(buffer, &common_base_info, sizeof(common_base_info));
|
|
arm_smccc_smc(CPU_INIT_SEC_SVC, 0, (u64)buffer, 0, 0, 0, 0, 0, &res);
|
|
if (res.a0 != 0)
|
|
panic("SEC init failed :0x%lx\n", res.a0);
|
|
}
|