mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-20 18:23:08 +00:00
7d1a10659f
This adds initial support for the Toradex Verdin AM62 Quad 1GB WB IT V1.0A module and subsequent V1.1 launch configuration SKUs. They are strapped to boot from their on-module eMMC. U-Boot supports booting from the on-module eMMC only, DFU support is disabled for now due to missing AM62x USB support. The device trees were taken straight from Linux v6.5-rc1. Boot sequence is: SYSFW ---> R5 SPL (both in tiboot3.bin) ---> ATF (TF-A) ---> OP-TEE ---> A53 SPL (part of tispl.bin) ---> U-boot proper (u-boot.img) Signed-off-by: Marcel Ziswiler <marcel.ziswiler@toradex.com> Reviewed-by: Nishanth Menon <nm@ti.com>
131 lines
3.1 KiB
C
131 lines
3.1 KiB
C
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/*
|
|
* Board specific initialization for Verdin AM62 SoM
|
|
*
|
|
* Copyright 2023 Toradex - https://www.toradex.com/
|
|
*
|
|
*/
|
|
|
|
#include <asm/arch/hardware.h>
|
|
#include <asm/io.h>
|
|
#include <dm/uclass.h>
|
|
#include <env.h>
|
|
#include <fdt_support.h>
|
|
#include <init.h>
|
|
#include <k3-ddrss.h>
|
|
#include <spl.h>
|
|
|
|
#include "../common/tdx-cfg-block.h"
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int board_init(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
int dram_init(void)
|
|
{
|
|
gd->ram_size = get_ram_size((long *)CFG_SYS_SDRAM_BASE, CFG_SYS_SDRAM_SIZE);
|
|
|
|
if (gd->ram_size < SZ_64M)
|
|
puts("## WARNING: Less than 64MB RAM detected\n");
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Avoid relocated U-Boot clash with Linux reserved-memory on 512 MB SoM
|
|
*/
|
|
phys_size_t board_get_usable_ram_top(phys_size_t total_size)
|
|
{
|
|
return 0x9C000000;
|
|
}
|
|
|
|
#if defined(CONFIG_SPL_LOAD_FIT)
|
|
int board_fit_config_name_match(const char *name)
|
|
{
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#if IS_ENABLED(CONFIG_OF_LIBFDT) && IS_ENABLED(CONFIG_OF_BOARD_SETUP)
|
|
int ft_board_setup(void *blob, struct bd_info *bd)
|
|
{
|
|
return ft_common_board_setup(blob, bd);
|
|
}
|
|
#endif
|
|
|
|
static void select_dt_from_module_version(void)
|
|
{
|
|
char variant[32];
|
|
char *env_variant = env_get("variant");
|
|
int is_wifi = 0;
|
|
|
|
if (IS_ENABLED(CONFIG_TDX_CFG_BLOCK)) {
|
|
/*
|
|
* If we have a valid config block and it says we are a module with
|
|
* Wi-Fi/Bluetooth make sure we use the -wifi device tree.
|
|
*/
|
|
is_wifi = (tdx_hw_tag.prodid == VERDIN_AM62Q_WIFI_BT_IT) ||
|
|
(tdx_hw_tag.prodid == VERDIN_AM62S_512MB_WIFI_BT_IT) ||
|
|
(tdx_hw_tag.prodid == VERDIN_AM62D_1G_WIFI_BT_IT) ||
|
|
(tdx_hw_tag.prodid == VERDIN_AM62Q_2G_WIFI_BT_IT);
|
|
}
|
|
|
|
if (is_wifi)
|
|
strlcpy(&variant[0], "wifi", sizeof(variant));
|
|
else
|
|
strlcpy(&variant[0], "nonwifi", sizeof(variant));
|
|
|
|
if (strcmp(variant, env_variant)) {
|
|
printf("Setting variant to %s\n", variant);
|
|
env_set("variant", variant);
|
|
}
|
|
}
|
|
|
|
int board_late_init(void)
|
|
{
|
|
select_dt_from_module_version();
|
|
|
|
return 0;
|
|
}
|
|
|
|
#define CTRLMMR_USB0_PHY_CTRL 0x43004008
|
|
#define CTRLMMR_USB1_PHY_CTRL 0x43004018
|
|
#define CORE_VOLTAGE 0x80000000
|
|
#define MCU_CTRL_LFXOSC_32K_BYPASS_VAL BIT(4)
|
|
|
|
#ifdef CONFIG_SPL_BOARD_INIT
|
|
void spl_board_init(void)
|
|
{
|
|
u32 val;
|
|
|
|
/* Set USB0 PHY core voltage to 0.85V */
|
|
val = readl(CTRLMMR_USB0_PHY_CTRL);
|
|
val &= ~(CORE_VOLTAGE);
|
|
writel(val, CTRLMMR_USB0_PHY_CTRL);
|
|
|
|
/* Set USB1 PHY core voltage to 0.85V */
|
|
val = readl(CTRLMMR_USB1_PHY_CTRL);
|
|
val &= ~(CORE_VOLTAGE);
|
|
writel(val, CTRLMMR_USB1_PHY_CTRL);
|
|
|
|
/* We use the 32k FOUT from the Epson RX8130CE RTC chip */
|
|
/* In WKUP_LFOSC0 clear the power down bit and set the bypass bit
|
|
* The bypass bit is required as we provide a CMOS clock signal and
|
|
* the power down seems to be required also in the bypass case
|
|
* despite of the datasheet stating otherwise
|
|
*/
|
|
/* Compare with the AM62 datasheet,
|
|
* Table 7-21. LFXOSC Modes of Operation
|
|
*/
|
|
val = readl(MCU_CTRL_LFXOSC_CTRL);
|
|
val &= ~MCU_CTRL_LFXOSC_32K_DISABLE_VAL;
|
|
val |= MCU_CTRL_LFXOSC_32K_BYPASS_VAL;
|
|
writel(val, MCU_CTRL_LFXOSC_CTRL);
|
|
/* Make sure to mux up to take the SoC 32k from the LFOSC input */
|
|
writel(MCU_CTRL_DEVICE_CLKOUT_LFOSC_SELECT_VAL,
|
|
MCU_CTRL_DEVICE_CLKOUT_32K_CTRL);
|
|
}
|
|
#endif
|