mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 10:18:38 +00:00
b30c419040
CONFIG_PHY_ADDR is used for old-style configuration. This makes
impossible changing the PHY address, if multiple boards share a same
config header file (for example include/configs/sunxi-common.h).
Moving this to Kconfig helps overcoming this issue. It's defined
as entry inside PHYLIB section.
After the implemention, moveconfig was run. The issues are:
- edb9315a - CONFIG_PHYLIB is not enabled. Entry is
deleted.
- ds414 - CONFIG_PHYLIB is in incompatible format:
{ 0x1, 0x0 }. This entry is also deleted.
- devkit3250 - The PHY_ADDR is in hex format (0x1F).
Manually CONFIG_PHY_ADDR=31 is added in
the defconfig.
After the changes the suspicious defconfigs passes building.
Signed-off-by: Stefan Mavrodiev <stefan@olimex.com>
Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>
[jagan: rebased on master]
Signed-off-by: Jagan Teki <jagan@amarulasolutions.com>
Reviewed-by: Jagan Teki <jagan@openedev.com>
188 lines
4.8 KiB
Text
188 lines
4.8 KiB
Text
|
|
config BITBANGMII
|
|
bool "Bit-banged ethernet MII management channel support"
|
|
|
|
config MV88E6352_SWITCH
|
|
bool "Marvell 88E6352 switch support"
|
|
|
|
menuconfig PHYLIB
|
|
bool "Ethernet PHY (physical media interface) support"
|
|
depends on NET
|
|
help
|
|
Enable Ethernet PHY (physical media interface) support.
|
|
|
|
if PHYLIB
|
|
|
|
config PHY_ADDR
|
|
int "PHY address"
|
|
default 1 if ARCH_SUNXI
|
|
default 0
|
|
help
|
|
The address of PHY on MII bus. Usually in range of 0 to 31.
|
|
|
|
config B53_SWITCH
|
|
bool "Broadcom BCM53xx (RoboSwitch) Ethernet switch PHY support."
|
|
help
|
|
Enable support for Broadcom BCM53xx (RoboSwitch) Ethernet switches.
|
|
This currently supports BCM53125 and similar models.
|
|
|
|
if B53_SWITCH
|
|
|
|
config B53_CPU_PORT
|
|
int "CPU port"
|
|
default 8
|
|
|
|
config B53_PHY_PORTS
|
|
hex "Bitmask of PHY ports"
|
|
|
|
endif # B53_SWITCH
|
|
|
|
config MV88E61XX_SWITCH
|
|
bool "Marvel MV88E61xx Ethernet switch PHY support."
|
|
|
|
if MV88E61XX_SWITCH
|
|
|
|
config MV88E61XX_CPU_PORT
|
|
int "CPU Port"
|
|
|
|
config MV88E61XX_PHY_PORTS
|
|
hex "Bitmask of PHY Ports"
|
|
|
|
config MV88E61XX_FIXED_PORTS
|
|
hex "Bitmask of PHYless serdes Ports"
|
|
|
|
endif # MV88E61XX_SWITCH
|
|
|
|
config PHYLIB_10G
|
|
bool "Generic 10G PHY support"
|
|
|
|
config PHY_AQUANTIA
|
|
bool "Aquantia Ethernet PHYs support"
|
|
|
|
config PHY_ATHEROS
|
|
bool "Atheros Ethernet PHYs support"
|
|
|
|
config PHY_BROADCOM
|
|
bool "Broadcom Ethernet PHYs support"
|
|
|
|
config PHY_CORTINA
|
|
bool "Cortina Ethernet PHYs support"
|
|
|
|
config PHY_DAVICOM
|
|
bool "Davicom Ethernet PHYs support"
|
|
|
|
config PHY_ET1011C
|
|
bool "LSI TruePHY ET1011C support"
|
|
|
|
config PHY_LXT
|
|
bool "LXT971 Ethernet PHY support"
|
|
|
|
config PHY_MARVELL
|
|
bool "Marvell Ethernet PHYs support"
|
|
|
|
config PHY_MESON_GXL
|
|
bool "Amlogic Meson GXL Internal PHY support"
|
|
|
|
config PHY_MICREL
|
|
bool "Micrel Ethernet PHYs support"
|
|
help
|
|
Enable support for the GbE PHYs manufactured by Micrel (now
|
|
a part of Microchip). This includes drivers for the KSZ804,
|
|
KSZ8031, KSZ8051, KSZ8081, KSZ8895, KSZ886x, KSZ8721
|
|
either/or KSZ9021 (see the "Micrel KSZ9021 family support"
|
|
config option for details), and KSZ9031 (if configured).
|
|
|
|
if PHY_MICREL
|
|
|
|
config PHY_MICREL_KSZ9021
|
|
bool
|
|
select PHY_GIGE
|
|
select PHY_MICREL_KSZ90X1
|
|
|
|
config PHY_MICREL_KSZ9031
|
|
bool
|
|
select PHY_GIGE
|
|
select PHY_MICREL_KSZ90X1
|
|
|
|
config PHY_MICREL_KSZ90X1
|
|
bool "Micrel KSZ90x1 family support"
|
|
select PHY_GIGE
|
|
help
|
|
Enable support for the Micrel KSZ9021 and KSZ9031 GbE PHYs. If
|
|
enabled, the extended register read/write for KSZ90x1 PHYs
|
|
is supported through the 'mdio' command and any RGMII signal
|
|
delays configured in the device tree will be applied to the
|
|
PHY during initialization.
|
|
|
|
This should not be enabled at the same time with PHY_MICREL_KSZ8XXX
|
|
as the KSZ9021 and KS8721 share the same ID.
|
|
|
|
config PHY_MICREL_KSZ8XXX
|
|
bool "Micrel KSZ8xxx family support"
|
|
default y if !PHY_MICREL_KSZ90X1
|
|
help
|
|
Enable support for the 8000 series GbE PHYs manufactured by Micrel
|
|
(now a part of Microchip). This includes drivers for the KSZ804,
|
|
KSZ8031, KSZ8051, KSZ8081, KSZ8895, KSZ886x, and KSZ8721.
|
|
|
|
This should not be enabled at the same time with PHY_MICREL_KSZ90X1
|
|
as the KSZ9021 and KS8721 share the same ID.
|
|
|
|
endif # PHY_MICREL
|
|
|
|
config PHY_MSCC
|
|
bool "Microsemi Corp Ethernet PHYs support"
|
|
|
|
config PHY_NATSEMI
|
|
bool "National Semiconductor Ethernet PHYs support"
|
|
|
|
config PHY_REALTEK
|
|
bool "Realtek Ethernet PHYs support"
|
|
|
|
config RTL8211X_PHY_FORCE_MASTER
|
|
bool "Ethernet PHY RTL8211x: force 1000BASE-T master mode"
|
|
depends on PHY_REALTEK
|
|
help
|
|
Force master mode for 1000BASE-T on RTl8211x PHYs (except for RTL8211F).
|
|
This can work around link stability and data corruption issues on gigabit
|
|
links which can occur in slave mode on certain PHYs, e.g. on the
|
|
RTL8211C(L).
|
|
|
|
Please note that two directly connected devices (i.e. via crossover cable)
|
|
will not be able to establish a link between each other if they both force
|
|
master mode. Multiple devices forcing master mode when connected by a
|
|
network switch do not pose a problem as the switch configures its affected
|
|
ports into slave mode.
|
|
|
|
This option only affects gigabit links. If you must establish a direct
|
|
connection between two devices which both force master mode, try forcing
|
|
the link speed to 100MBit/s.
|
|
|
|
If unsure, say N.
|
|
|
|
config PHY_SMSC
|
|
bool "Microchip(SMSC) Ethernet PHYs support"
|
|
|
|
config PHY_TERANETICS
|
|
bool "Teranetics Ethernet PHYs support"
|
|
|
|
config PHY_TI
|
|
bool "Texas Instruments Ethernet PHYs support"
|
|
|
|
config PHY_VITESSE
|
|
bool "Vitesse Ethernet PHYs support"
|
|
|
|
config PHY_XILINX
|
|
bool "Xilinx Ethernet PHYs support"
|
|
|
|
config PHY_FIXED
|
|
bool "Fixed-Link PHY"
|
|
depends on DM_ETH
|
|
help
|
|
Fixed PHY is used for having a 'fixed-link' to another MAC with a direct
|
|
connection (MII, RGMII, ...).
|
|
There is nothing like autoneogation and so
|
|
on, the link is always up with fixed speed and fixed duplex-setting.
|
|
More information: doc/device-tree-bindings/net/fixed-link.txt
|
|
|
|
endif #PHYLIB
|