Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-12-02 09:30:10 +00:00
Code Issues Projects Releases Packages Wiki Activity
u-boot/drivers/ddr/fsl
History
Shengzhou Liu a46b1852de fsl/ddr: updated ddr errata-A008378 for arm and power SoCs 
DDR errata-A008378 applies to LS1021-20-22A-R1.0, T1023-R1.0,
T1024-R1.0, T1040-42-20-22-R1.0/R1.1, it has been fixed on
LS102x Rev2.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
2015-12-13 18:27:28 -08:00
..
arm_ddr_gen3.c driver/ddr/fsl: Add support for multiple DDR clocks 2015-02-24 13:09:18 -08:00
ctrl_regs.c driver/ddr/fsl: Update timing config for heavy load 2015-12-13 18:27:27 -08:00
ddr1_dimm_params.c driver/ddr/fsl: Add support for multiple DDR clocks 2015-02-24 13:09:18 -08:00
ddr2_dimm_params.c driver/ddr/fsl: Add support for multiple DDR clocks 2015-02-24 13:09:18 -08:00
ddr3_dimm_params.c driver/ddr/fsl: Add support for multiple DDR clocks 2015-02-24 13:09:18 -08:00
ddr4_dimm_params.c driver/ddr/fsl: Fix driver to support empty first slot 2015-04-23 08:55:53 -07:00
fsl_ddr_gen4.c fsl/ddr: updated ddr errata-A008378 for arm and power SoCs 2015-12-13 18:27:28 -08:00
interactive.c driver/ddr/fsl: Fix driver to support empty first slot 2015-04-23 08:55:53 -07:00
lc_common_dimm_params.c driver/ddr/fsl: Fix driver to support empty first slot 2015-04-23 08:55:53 -07:00
main.c drivers/ddr/fsl: Enable detection of one DDR controller operation for LSCH3 2015-11-30 09:11:11 -08:00
Makefile Various Makefiles: Add SPDX-License-Identifier tags 2015-11-10 09:19:52 -05:00
mpc85xx_ddr_gen1.c Driver/DDR: combine ccsr_ddr for 83xx, 85xx and 86xx 2013-11-25 11:43:46 -08:00
mpc85xx_ddr_gen2.c Driver/DDR: combine ccsr_ddr for 83xx, 85xx and 86xx 2013-11-25 11:43:46 -08:00
mpc85xx_ddr_gen3.c driver/ddr/fsl: Add support for multiple DDR clocks 2015-02-24 13:09:18 -08:00
mpc86xx_ddr.c Driver/DDR: combine ccsr_ddr for 83xx, 85xx and 86xx 2013-11-25 11:43:46 -08:00
options.c driver/ddr/fsl: Update DDR4 RTT values 2015-12-13 18:27:27 -08:00
util.c drivers/ddr/fsl: Enable detection of one DDR controller operation for LSCH3 2015-11-30 09:11:11 -08:00