mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-02 01:19:49 +00:00
2bf4658b8c
It was noticed that the clock isn't continuously enabled when there is no link. This is because the 125MHz clock is derived from the internal PLL which seems to go into some kind of power-down mode every once in a while. The LS1028A expects a contiuous clock. Thus enable the PLL all the time. Also, the RGMII pad voltage is wrong, it was configured to 2.5V (that is the VDDH regulator). The correct voltage is 1.8V, i.e. the VDDIO regulator. Signed-off-by: Michael Walle <michael@walle.cc> Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
49 lines
1 KiB
Text
49 lines
1 KiB
Text
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Device Tree file for the Kontron SMARC-sAL28 board.
|
|
*
|
|
* This is for the network variant 4 which has two ethernet ports. It
|
|
* extends the base and provides one more port connected via RGMII.
|
|
*
|
|
* Copyright (C) 2019 Michael Walle <michael@walle.cc>
|
|
*
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "fsl-ls1028a-kontron-sl28.dts"
|
|
#include <dt-bindings/net/qca-ar803x.h>
|
|
|
|
/ {
|
|
model = "Kontron SMARC-sAL28 (Dual PHY)";
|
|
compatible = "kontron,sl28-var4", "kontron,sl28", "fsl,ls1028a";
|
|
};
|
|
|
|
&enetc1 {
|
|
phy-handle = <&phy1>;
|
|
phy-mode = "rgmii-id";
|
|
status = "okay";
|
|
};
|
|
|
|
&mdio0 {
|
|
phy1: ethernet-phy@4 {
|
|
reg = <0x4>;
|
|
eee-broken-1000t;
|
|
eee-broken-100tx;
|
|
|
|
qca,clk-out-frequency = <125000000>;
|
|
qca,clk-out-strength = <AR803X_STRENGTH_FULL>;
|
|
qca,keep-pll-enabled;
|
|
|
|
vddio-supply = <&vddio>;
|
|
|
|
vddio: vddio-regulator {
|
|
regulator-name = "VDDIO";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
};
|
|
|
|
vddh: vddh-regulator {
|
|
regulator-name = "VDDH";
|
|
};
|
|
};
|
|
};
|