mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 07:57:21 +00:00
a2ac2b964b
This converts the following to Kconfig: CONFIG_SKIP_LOWLEVEL_INIT CONFIG_SKIP_LOWLEVEL_INIT_ONLY In order to do this, we need to introduce SPL and TPL variants of these options so that we can clearly disable these options only in SPL in some cases, and both instances in other cases. Signed-off-by: Tom Rini <trini@konsulko.com>
321 lines
8.1 KiB
C
321 lines
8.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2011 Andes Technology Corporation
|
|
* Shawn Lin, Andes Technology Corporation <nobuhiro@andestech.com>
|
|
* Macpaul Lin, Andes Technology Corporation <macpaul@andestech.com>
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
#include <asm/arch-ag101/ag101.h>
|
|
|
|
/*
|
|
* CPU and Board Configuration Options
|
|
*/
|
|
#define CONFIG_USE_INTERRUPT
|
|
|
|
#define CONFIG_ARCH_MAP_SYSMEM
|
|
|
|
#define CONFIG_BOOTP_SERVERIP
|
|
|
|
#ifndef CONFIG_SKIP_LOWLEVEL_INIT
|
|
#define CONFIG_MEM_REMAP
|
|
#endif
|
|
|
|
#ifdef CONFIG_SKIP_LOWLEVEL_INIT
|
|
#ifdef CONFIG_OF_CONTROL
|
|
#undef CONFIG_OF_SEPARATE
|
|
#define CONFIG_OF_EMBED
|
|
#endif
|
|
#endif
|
|
|
|
/*
|
|
* Timer
|
|
*/
|
|
#define CONFIG_SYS_CLK_FREQ 39062500
|
|
#define VERSION_CLOCK CONFIG_SYS_CLK_FREQ
|
|
|
|
/*
|
|
* Use Externel CLOCK or PCLK
|
|
*/
|
|
#undef CONFIG_FTRTC010_EXTCLK
|
|
|
|
#ifndef CONFIG_FTRTC010_EXTCLK
|
|
#define CONFIG_FTRTC010_PCLK
|
|
#endif
|
|
|
|
#ifdef CONFIG_FTRTC010_EXTCLK
|
|
#define TIMER_CLOCK 32768 /* CONFIG_FTRTC010_EXTCLK */
|
|
#else
|
|
#define TIMER_CLOCK CONFIG_SYS_HZ /* CONFIG_FTRTC010_PCLK */
|
|
#endif
|
|
|
|
#define TIMER_LOAD_VAL 0xffffffff
|
|
|
|
/*
|
|
* Real Time Clock
|
|
*/
|
|
#define CONFIG_RTC_FTRTC010
|
|
|
|
/*
|
|
* Real Time Clock Divider
|
|
* RTC_DIV_COUNT (OSC_CLK/OSC_5MHZ)
|
|
*/
|
|
#define OSC_5MHZ (5*1000000)
|
|
#define OSC_CLK (4*OSC_5MHZ)
|
|
#define RTC_DIV_COUNT (0.5) /* Why?? */
|
|
|
|
/*
|
|
* Serial console configuration
|
|
*/
|
|
|
|
/* FTUART is a high speed NS 16C550A compatible UART, addr: 0x99600000 */
|
|
#define CONFIG_SYS_NS16550_SERIAL
|
|
#define CONFIG_SYS_NS16550_COM1 CONFIG_FTUART010_02_BASE
|
|
#ifndef CONFIG_DM_SERIAL
|
|
#define CONFIG_SYS_NS16550_REG_SIZE -4
|
|
#endif
|
|
#define CONFIG_SYS_NS16550_CLK ((18432000 * 20) / 25) /* AG101P */
|
|
|
|
/*
|
|
* Miscellaneous configurable options
|
|
*/
|
|
|
|
/*
|
|
* Size of malloc() pool
|
|
*/
|
|
/* 512kB is suggested, (CONFIG_ENV_SIZE + 128 * 1024) was not enough */
|
|
#define CONFIG_SYS_MALLOC_LEN (512 << 10)
|
|
|
|
/*
|
|
* AHB Controller configuration
|
|
*/
|
|
#define CONFIG_FTAHBC020S
|
|
|
|
#ifdef CONFIG_FTAHBC020S
|
|
#include <faraday/ftahbc020s.h>
|
|
|
|
/* Address of PHYS_SDRAM_0 before memory remap is at 0x(100)00000 */
|
|
#define CONFIG_SYS_FTAHBC020S_SLAVE_BSR_BASE 0x100
|
|
|
|
/*
|
|
* CONFIG_SYS_FTAHBC020S_SLAVE_BSR_6: this define is used in lowlevel_init.S,
|
|
* hence we cannot use FTAHBC020S_BSR_SIZE(2048) since it will use ffs() wrote
|
|
* in C language.
|
|
*/
|
|
#define CONFIG_SYS_FTAHBC020S_SLAVE_BSR_6 \
|
|
(FTAHBC020S_SLAVE_BSR_BASE(CONFIG_SYS_FTAHBC020S_SLAVE_BSR_BASE) | \
|
|
FTAHBC020S_SLAVE_BSR_SIZE(0xb))
|
|
#endif
|
|
|
|
/*
|
|
* Watchdog
|
|
*/
|
|
#define CONFIG_FTWDT010_WATCHDOG
|
|
|
|
/*
|
|
* PMU Power controller configuration
|
|
*/
|
|
#define CONFIG_PMU
|
|
#define CONFIG_FTPMU010_POWER
|
|
|
|
#ifdef CONFIG_FTPMU010_POWER
|
|
#include <faraday/ftpmu010.h>
|
|
#define CONFIG_SYS_FTPMU010_PDLLCR0_HCLKOUTDIS 0x0E
|
|
#define CONFIG_SYS_FTPMU010_SDRAMHTC (FTPMU010_SDRAMHTC_EBICTRL_DCSR | \
|
|
FTPMU010_SDRAMHTC_EBIDATA_DCSR | \
|
|
FTPMU010_SDRAMHTC_SDRAMCS_DCSR | \
|
|
FTPMU010_SDRAMHTC_SDRAMCTL_DCSR | \
|
|
FTPMU010_SDRAMHTC_CKE_DCSR | \
|
|
FTPMU010_SDRAMHTC_DQM_DCSR | \
|
|
FTPMU010_SDRAMHTC_SDCLK_DCSR)
|
|
#endif
|
|
|
|
/*
|
|
* SDRAM controller configuration
|
|
*/
|
|
#define CONFIG_FTSDMC021
|
|
|
|
#ifdef CONFIG_FTSDMC021
|
|
#include <faraday/ftsdmc021.h>
|
|
|
|
#define CONFIG_SYS_FTSDMC021_TP1 (FTSDMC021_TP1_TRAS(2) | \
|
|
FTSDMC021_TP1_TRP(1) | \
|
|
FTSDMC021_TP1_TRCD(1) | \
|
|
FTSDMC021_TP1_TRF(3) | \
|
|
FTSDMC021_TP1_TWR(1) | \
|
|
FTSDMC021_TP1_TCL(2))
|
|
|
|
#define CONFIG_SYS_FTSDMC021_TP2 (FTSDMC021_TP2_INI_PREC(4) | \
|
|
FTSDMC021_TP2_INI_REFT(8) | \
|
|
FTSDMC021_TP2_REF_INTV(0x180))
|
|
|
|
/*
|
|
* CONFIG_SYS_FTSDMC021_CR1: this define is used in lowlevel_init.S,
|
|
* hence we cannot use FTSDMC021_BANK_SIZE(64) since it will use ffs() wrote in
|
|
* C language.
|
|
*/
|
|
#define CONFIG_SYS_FTSDMC021_CR1 (FTSDMC021_CR1_DDW(2) | \
|
|
FTSDMC021_CR1_DSZ(3) | \
|
|
FTSDMC021_CR1_MBW(2) | \
|
|
FTSDMC021_CR1_BNKSIZE(6))
|
|
|
|
#define CONFIG_SYS_FTSDMC021_CR2 (FTSDMC021_CR2_IPREC | \
|
|
FTSDMC021_CR2_IREF | \
|
|
FTSDMC021_CR2_ISMR)
|
|
|
|
#define CONFIG_SYS_FTSDMC021_BANK0_BASE CONFIG_SYS_FTAHBC020S_SLAVE_BSR_BASE
|
|
#define CONFIG_SYS_FTSDMC021_BANK0_BSR (FTSDMC021_BANK_ENABLE | \
|
|
CONFIG_SYS_FTSDMC021_BANK0_BASE)
|
|
|
|
#define CONFIG_SYS_FTSDMC021_BANK1_BASE \
|
|
(CONFIG_SYS_FTAHBC020S_SLAVE_BSR_BASE + (PHYS_SDRAM_0_SIZE >> 20))
|
|
#define CONFIG_SYS_FTSDMC021_BANK1_BSR (FTSDMC021_BANK_ENABLE | \
|
|
CONFIG_SYS_FTSDMC021_BANK1_BASE)
|
|
#endif
|
|
|
|
/*
|
|
* Physical Memory Map
|
|
*/
|
|
#ifdef CONFIG_SKIP_LOWLEVEL_INIT
|
|
#define PHYS_SDRAM_0 0x00000000 /* SDRAM Bank #1 */
|
|
#else
|
|
#ifdef CONFIG_MEM_REMAP
|
|
#define PHYS_SDRAM_0 0x00000000 /* SDRAM Bank #1 */
|
|
#else
|
|
#define PHYS_SDRAM_0 0x80000000 /* SDRAM Bank #1 */
|
|
#endif
|
|
#endif
|
|
|
|
#define PHYS_SDRAM_1 \
|
|
(PHYS_SDRAM_0 + PHYS_SDRAM_0_SIZE) /* SDRAM Bank #2 */
|
|
|
|
#ifdef CONFIG_SKIP_LOWLEVEL_INIT
|
|
#define PHYS_SDRAM_0_SIZE 0x20000000 /* 512 MB */
|
|
#define PHYS_SDRAM_1_SIZE 0x20000000 /* 512 MB */
|
|
#else
|
|
#ifdef CONFIG_MEM_REMAP
|
|
#define PHYS_SDRAM_0_SIZE 0x20000000 /* 512 MB */
|
|
#define PHYS_SDRAM_1_SIZE 0x20000000 /* 512 MB */
|
|
#else
|
|
#define PHYS_SDRAM_0_SIZE 0x08000000 /* 128 MB */
|
|
#define PHYS_SDRAM_1_SIZE 0x08000000 /* 128 MB */
|
|
#endif
|
|
#endif
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_0
|
|
|
|
#ifdef CONFIG_MEM_REMAP
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0xA0000 - \
|
|
GENERATED_GBL_DATA_SIZE)
|
|
#else
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x1000 - \
|
|
GENERATED_GBL_DATA_SIZE)
|
|
#endif /* CONFIG_MEM_REMAP */
|
|
|
|
/*
|
|
* Static memory controller configuration
|
|
*/
|
|
#define CONFIG_FTSMC020
|
|
|
|
#ifdef CONFIG_FTSMC020
|
|
#include <faraday/ftsmc020.h>
|
|
|
|
#define CONFIG_SYS_FTSMC020_CONFIGS { \
|
|
{ FTSMC020_BANK0_CONFIG, FTSMC020_BANK0_TIMING, }, \
|
|
{ FTSMC020_BANK1_CONFIG, FTSMC020_BANK1_TIMING, }, \
|
|
}
|
|
|
|
#ifndef CONFIG_SKIP_LOWLEVEL_INIT /* FLASH is on BANK 0 */
|
|
#define FTSMC020_BANK0_LOWLV_CONFIG (FTSMC020_BANK_ENABLE | \
|
|
FTSMC020_BANK_SIZE_32M | \
|
|
FTSMC020_BANK_MBW_32)
|
|
|
|
#define FTSMC020_BANK0_LOWLV_TIMING (FTSMC020_TPR_RBE | \
|
|
FTSMC020_TPR_AST(1) | \
|
|
FTSMC020_TPR_CTW(1) | \
|
|
FTSMC020_TPR_ATI(1) | \
|
|
FTSMC020_TPR_AT2(1) | \
|
|
FTSMC020_TPR_WTC(1) | \
|
|
FTSMC020_TPR_AHT(1) | \
|
|
FTSMC020_TPR_TRNA(1))
|
|
#endif
|
|
|
|
/*
|
|
* FLASH on ADP_AG101P is connected to BANK0
|
|
* Just disalbe the other BANK to avoid detection error.
|
|
*/
|
|
#define FTSMC020_BANK0_CONFIG (FTSMC020_BANK_ENABLE | \
|
|
FTSMC020_BANK_BASE(PHYS_FLASH_1) | \
|
|
FTSMC020_BANK_SIZE_32M | \
|
|
FTSMC020_BANK_MBW_32)
|
|
|
|
#define FTSMC020_BANK0_TIMING (FTSMC020_TPR_AST(3) | \
|
|
FTSMC020_TPR_CTW(3) | \
|
|
FTSMC020_TPR_ATI(0xf) | \
|
|
FTSMC020_TPR_AT2(3) | \
|
|
FTSMC020_TPR_WTC(3) | \
|
|
FTSMC020_TPR_AHT(3) | \
|
|
FTSMC020_TPR_TRNA(0xf))
|
|
|
|
#define FTSMC020_BANK1_CONFIG (0x00)
|
|
#define FTSMC020_BANK1_TIMING (0x00)
|
|
#endif /* CONFIG_FTSMC020 */
|
|
|
|
/*
|
|
* FLASH and environment organization
|
|
*/
|
|
/* use CFI framework */
|
|
|
|
#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
|
|
#define CONFIG_SYS_CFI_FLASH_STATUS_POLL
|
|
|
|
/* support JEDEC */
|
|
|
|
/* Do not use CONFIG_FLASH_CFI_LEGACY to detect on board flash */
|
|
#ifdef CONFIG_SKIP_LOWLEVEL_INIT
|
|
#define PHYS_FLASH_1 0x80000000 /* BANK 0 */
|
|
#else
|
|
#ifdef CONFIG_MEM_REMAP
|
|
#define PHYS_FLASH_1 0x80000000 /* BANK 0 */
|
|
#else
|
|
#define PHYS_FLASH_1 0x00000000 /* BANK 0 */
|
|
#endif
|
|
#endif /* CONFIG_MEM_REMAP */
|
|
|
|
#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
|
|
#define CONFIG_SYS_FLASH_BANKS_LIST { PHYS_FLASH_1, }
|
|
#define CONFIG_SYS_MONITOR_BASE PHYS_FLASH_1
|
|
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* TO for Flash Erase (ms) */
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* TO for Flash Write (ms) */
|
|
|
|
/* max number of memory banks */
|
|
/*
|
|
* There are 4 banks supported for this Controller,
|
|
* but we have only 1 bank connected to flash on board
|
|
*/
|
|
#ifndef CONFIG_SYS_MAX_FLASH_BANKS_DETECT
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
#endif
|
|
#define CONFIG_SYS_FLASH_BANKS_SIZES {0x4000000}
|
|
|
|
/* max number of sectors on one chip */
|
|
#define CONFIG_FLASH_SECTOR_SIZE (0x10000*2)
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 512
|
|
|
|
/* environments */
|
|
|
|
/*
|
|
* For booting Linux, the board info and command line data
|
|
* have to be in the first 16 MB of memory, since this is
|
|
* the maximum mapped by the Linux kernel during initialization.
|
|
*/
|
|
|
|
/* Initial Memory map for Linux*/
|
|
#define CONFIG_SYS_BOOTMAPSZ (64 << 20)
|
|
/* Increase max gunzip size */
|
|
#define CONFIG_SYS_BOOTM_LEN (64 << 20)
|
|
|
|
#endif /* __CONFIG_H */
|