mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-10-19 04:24:54 +00:00
a2a55e518f
Freescale's Layerscape Management Complex (MC) provide support various objects like DPRC, DPNI, DPBP and DPIO. Where: DPRC: Place holdes for other MC objectes like DPNI, DPBP, DPIO DPBP: Management of buffer pool DPIO: Used for used to QBMan portal DPNI: Represents standard network interface These objects are used for DPAA ethernet drivers. Signed-off-by: J. German Rivera <German.Rivera@freescale.com> Signed-off-by: Lijun Pan <Lijun.Pan@freescale.com> Signed-off-by: Stuart Yoder <stuart.yoder@freescale.com> Signed-off-by: Geoff Thorpe <Geoff.Thorpe@freescale.com> Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com> Signed-off-by: Cristian Sovaiala <cristian.sovaiala@freescale.com> Signed-off-by: pankaj chauhan <pankaj.chauhan@freescale.com> Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com> |
||
|---|---|---|
| .. | ||
| cpu.c | ||
| cpu.h | ||
| fdt.c | ||
| lowlevel.S | ||
| Makefile | ||
| mp.c | ||
| mp.h | ||
| README | ||
| speed.c | ||
| speed.h | ||
# # Copyright 2014 Freescale Semiconductor # # SPDX-License-Identifier: GPL-2.0+ # Freescale LayerScape with Chassis Generation 3 This architecture supports Freescale ARMv8 SoCs with Chassis generation 3, for example LS2085A. Flash Layout ============ A typical layout of various images (including Linux and other firmware images) is shown below considering a 32MB NOR flash device: ------------------------- | linux | ------------------------- ----> 0x0120_0000 | Debug Server | ------------------------- ----> 0x00C0_0000 | AIOP SW | ------------------------- ----> 0x0070_0000 | MC FW | ------------------------- ----> 0x006C_0000 | MC Data Path Layout | ------------------------- ----> 0x0020_0000 | BootLoader | ------------------------- ----> 0x0000_1000 | PBI | ------------------------- ----> 0x0000_0080 | RCW | ------------------------- ----> 0x0000_0000 32-MB NOR flash layout