mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-13 23:02:59 +00:00
b36756c769
To align with ARM trusted firmware's change, adjust DRAM timing save area to new position 0x20055000. So we can release the space since 0x2006c000 for the NOBITS region of ARM trusted firmware Signed-off-by: Ye Li <ye.li@nxp.com> Reviewed-by: Jacky Bai <ping.bai@nxp.com>
18 lines
431 B
Text
18 lines
431 B
Text
menu "i.MX8ULP DDR controllers"
|
|
depends on ARCH_IMX8ULP
|
|
|
|
config IMX8ULP_DRAM
|
|
bool "imx8m dram"
|
|
|
|
config IMX8ULP_DRAM_PHY_PLL_BYPASS
|
|
bool "Enable the DDR PHY PLL bypass mode, so PHY clock is from DDR_CLK "
|
|
depends on IMX8ULP_DRAM
|
|
|
|
config SAVED_DRAM_TIMING_BASE
|
|
hex "Define the base address for saved dram timing"
|
|
help
|
|
The DRAM config timing data need to be saved into sram
|
|
for low power use.
|
|
default 0x20055000
|
|
|
|
endmenu
|