mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-06 05:04:26 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
51 lines
1.3 KiB
C
51 lines
1.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright 2013 Freescale Semiconductor, Inc.
|
|
*/
|
|
|
|
#ifndef __T1040QDS_QIXIS_H__
|
|
#define __T1040QDS_QIXIS_H__
|
|
|
|
/* Definitions of QIXIS Registers for T1040QDS */
|
|
|
|
/* BRDCFG4[4:7]] select EC1 and EC2 as a pair */
|
|
#define BRDCFG4_EMISEL_MASK 0xE0
|
|
#define BRDCFG4_EMISEL_SHIFT 5
|
|
|
|
/* BRDCFG5[0:1] controls routing and use of I2C3 & I2C4 ports*/
|
|
#define BRDCFG5_IMX_MASK 0xC0
|
|
#define BRDCFG5_IMX_DIU 0x80
|
|
|
|
/* BRDCFG9[2] controls EPHY2 Clock */
|
|
#define BRDCFG9_EPHY2_MASK 0x20
|
|
#define BRDCFG9_EPHY2_VAL 0x00
|
|
|
|
/* BRDCFG15[3] controls LCD Panel Powerdown*/
|
|
#define BRDCFG15_LCDPD_MASK 0x10
|
|
#define BRDCFG15_LCDPD_ENABLED 0x00
|
|
|
|
/* BRDCFG15[6:7] controls DIU MUX selction*/
|
|
#define BRDCFG15_DIUSEL_MASK 0x03
|
|
#define BRDCFG15_DIUSEL_HDMI 0x00
|
|
|
|
/* SYSCLK */
|
|
#define QIXIS_SYSCLK_66 0x0
|
|
#define QIXIS_SYSCLK_83 0x1
|
|
#define QIXIS_SYSCLK_100 0x2
|
|
#define QIXIS_SYSCLK_125 0x3
|
|
#define QIXIS_SYSCLK_133 0x4
|
|
#define QIXIS_SYSCLK_150 0x5
|
|
#define QIXIS_SYSCLK_160 0x6
|
|
#define QIXIS_SYSCLK_166 0x7
|
|
#define QIXIS_SYSCLK_64 0x8
|
|
|
|
/* DDRCLK */
|
|
#define QIXIS_DDRCLK_66 0x0
|
|
#define QIXIS_DDRCLK_100 0x1
|
|
#define QIXIS_DDRCLK_125 0x2
|
|
#define QIXIS_DDRCLK_133 0x3
|
|
|
|
|
|
#define QIXIS_SRDS1CLK_122 0x5a
|
|
#define QIXIS_SRDS1CLK_125 0x5e
|
|
#endif
|