2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
powerpc/t1040qds: Add T1040QDS board
T1040QDS is a high-performance computing evaluation, development and
test platform supporting the T1040 QorIQ Power Architecture™ processor.
T1040QDS board Overview
-----------------------
- Four e5500 cores, each with a private 256 KB L2 cache
- 256 KB shared L3 CoreNet platform cache (CPC)
- Interconnect CoreNet platform
- 32-/64-bit DDR3L/DDR4 SDRAM memory controller with ECC and interleaving
support
- Data Path Acceleration Architecture (DPAA) incorporating acceleration
for the following functions:
- Packet parsing, classification, and distribution
- Queue management for scheduling, packet sequencing, and congestion
management
- Cryptography Acceleration
- RegEx Pattern Matching Acceleration
- IEEE Std 1588 support
- Hardware buffer management for buffer allocation and deallocation
- Ethernet interfaces
- Integrated 8-port Gigabit Ethernet switch
- Four 1 Gbps Ethernet controllers
- SERDES Connections, 8 lanes supporting:
— PCI Express: supporting Gen 1 and Gen 2;
— SGMII
— QSGMII
— SATA 2.0
— Aurora debug with dedicated connectors
- DDR Controller 32-/64-bit DDR3L/DDR4 SDRAM memory controller with ECC and
Interleaving
-IFC/Local Bus
- NAND flash: 8-bit, async, up to 2GB.
- NOR: 8-bit or 16-bit, non-multiplexed, up to 512MB
- GASIC: Simple (minimal) target within Qixis FPGA
- PromJET rapid memory download support
- Ethernet
- Two on-board RGMII 10/100/1G ethernet ports.
- PHY #0 remains powered up during deep-sleep
- QIXIS System Logic FPGA
- Clocks
- System and DDR clock (SYSCLK, “DDRCLK”)
- SERDES clocks
- Power Supplies
- Video
- DIU supports video at up to 1280x1024x32bpp
- USB
- Supports two USB 2.0 ports with integrated PHYs
— Two type A ports with 5V@1.5A per port.
— Second port can be converted to OTG mini-AB
- SDHC
- SDHC port connects directly to an adapter card slot, featuring:
- Supporting SD slots for: SD, SDHC (1x, 4x, 8x) and/or MMC
— Supporting eMMC memory devices
- SPI
- On-board support of 3 different devices and sizes
- Other IO
- Two Serial ports
- ProfiBus port
- Four I2C ports
Signed-off-by: Poonam Aggrwal <poonam.aggrwal@freescale.com>
Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
[York Sun: fix conflict in boards.cfg]
Acked-by-by: York Sun <yorksun@freescale.com>
2013-09-12 05:41:28 +00:00
|
|
|
/*
|
|
|
|
|
* Copyright 2013 Freescale Semiconductor, Inc.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __T1040QDS_QIXIS_H__
|
|
|
|
|
#define __T1040QDS_QIXIS_H__
|
|
|
|
|
|
|
|
|
|
/* Definitions of QIXIS Registers for T1040QDS */
|
|
|
|
|
|
|
|
|
|
/* BRDCFG4[4:7]] select EC1 and EC2 as a pair */
|
|
|
|
|
#define BRDCFG4_EMISEL_MASK 0xE0
|
|
|
|
|
#define BRDCFG4_EMISEL_SHIFT 5
|
|
|
|
|
|
2014-02-26 10:41:53 +00:00
|
|
|
/* BRDCFG5[0:1] controls routing and use of I2C3 & I2C4 ports*/
|
|
|
|
|
#define BRDCFG5_IMX_MASK 0xC0
|
|
|
|
|
#define BRDCFG5_IMX_DIU 0x80
|
|
|
|
|
|
2014-06-20 05:15:29 +00:00
|
|
|
/* BRDCFG9[2] controls EPHY2 Clock */
|
|
|
|
|
#define BRDCFG9_EPHY2_MASK 0x20
|
|
|
|
|
#define BRDCFG9_EPHY2_VAL 0x00
|
|
|
|
|
|
2014-02-26 10:41:53 +00:00
|
|
|
/* BRDCFG15[3] controls LCD Panel Powerdown*/
|
|
|
|
|
#define BRDCFG15_LCDPD_MASK 0x10
|
|
|
|
|
#define BRDCFG15_LCDPD_ENABLED 0x00
|
|
|
|
|
|
|
|
|
|
/* BRDCFG15[6:7] controls DIU MUX selction*/
|
|
|
|
|
#define BRDCFG15_DIUSEL_MASK 0x03
|
|
|
|
|
#define BRDCFG15_DIUSEL_HDMI 0x00
|
|
|
|
|
|
powerpc/t1040qds: Add T1040QDS board
T1040QDS is a high-performance computing evaluation, development and
test platform supporting the T1040 QorIQ Power Architecture™ processor.
T1040QDS board Overview
-----------------------
- Four e5500 cores, each with a private 256 KB L2 cache
- 256 KB shared L3 CoreNet platform cache (CPC)
- Interconnect CoreNet platform
- 32-/64-bit DDR3L/DDR4 SDRAM memory controller with ECC and interleaving
support
- Data Path Acceleration Architecture (DPAA) incorporating acceleration
for the following functions:
- Packet parsing, classification, and distribution
- Queue management for scheduling, packet sequencing, and congestion
management
- Cryptography Acceleration
- RegEx Pattern Matching Acceleration
- IEEE Std 1588 support
- Hardware buffer management for buffer allocation and deallocation
- Ethernet interfaces
- Integrated 8-port Gigabit Ethernet switch
- Four 1 Gbps Ethernet controllers
- SERDES Connections, 8 lanes supporting:
— PCI Express: supporting Gen 1 and Gen 2;
— SGMII
— QSGMII
— SATA 2.0
— Aurora debug with dedicated connectors
- DDR Controller 32-/64-bit DDR3L/DDR4 SDRAM memory controller with ECC and
Interleaving
-IFC/Local Bus
- NAND flash: 8-bit, async, up to 2GB.
- NOR: 8-bit or 16-bit, non-multiplexed, up to 512MB
- GASIC: Simple (minimal) target within Qixis FPGA
- PromJET rapid memory download support
- Ethernet
- Two on-board RGMII 10/100/1G ethernet ports.
- PHY #0 remains powered up during deep-sleep
- QIXIS System Logic FPGA
- Clocks
- System and DDR clock (SYSCLK, “DDRCLK”)
- SERDES clocks
- Power Supplies
- Video
- DIU supports video at up to 1280x1024x32bpp
- USB
- Supports two USB 2.0 ports with integrated PHYs
— Two type A ports with 5V@1.5A per port.
— Second port can be converted to OTG mini-AB
- SDHC
- SDHC port connects directly to an adapter card slot, featuring:
- Supporting SD slots for: SD, SDHC (1x, 4x, 8x) and/or MMC
— Supporting eMMC memory devices
- SPI
- On-board support of 3 different devices and sizes
- Other IO
- Two Serial ports
- ProfiBus port
- Four I2C ports
Signed-off-by: Poonam Aggrwal <poonam.aggrwal@freescale.com>
Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
[York Sun: fix conflict in boards.cfg]
Acked-by-by: York Sun <yorksun@freescale.com>
2013-09-12 05:41:28 +00:00
|
|
|
/* SYSCLK */
|
|
|
|
|
#define QIXIS_SYSCLK_66 0x0
|
|
|
|
|
#define QIXIS_SYSCLK_83 0x1
|
|
|
|
|
#define QIXIS_SYSCLK_100 0x2
|
|
|
|
|
#define QIXIS_SYSCLK_125 0x3
|
|
|
|
|
#define QIXIS_SYSCLK_133 0x4
|
|
|
|
|
#define QIXIS_SYSCLK_150 0x5
|
|
|
|
|
#define QIXIS_SYSCLK_160 0x6
|
|
|
|
|
#define QIXIS_SYSCLK_166 0x7
|
|
|
|
|
#define QIXIS_SYSCLK_64 0x8
|
|
|
|
|
|
|
|
|
|
/* DDRCLK */
|
|
|
|
|
#define QIXIS_DDRCLK_66 0x0
|
|
|
|
|
#define QIXIS_DDRCLK_100 0x1
|
|
|
|
|
#define QIXIS_DDRCLK_125 0x2
|
|
|
|
|
#define QIXIS_DDRCLK_133 0x3
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define QIXIS_SRDS1CLK_122 0x5a
|
|
|
|
|
#define QIXIS_SRDS1CLK_125 0x5e
|
|
|
|
|
#endif
|
