mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 16:07:30 +00:00
802bb57a58
The value in SDRAM_REF_CTRL controls the delay time between the initial rising edge of DDR_RESETn to rising edge of DDR_CKE (JEDEC specs this as 500us). In order to achieve this, SDRAM_REF_CTRL should be written with a value corresponding to 500us delay before starting DDR initialization sequence, and configure proper value at the end of sequence. Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> |
||
---|---|---|
.. | ||
abb.c | ||
boot-common.c | ||
clocks-common.c | ||
emif-common.c | ||
hwinit-common.c | ||
lowlevel_init.S | ||
Makefile | ||
mem-common.c | ||
omap-cache.c | ||
pipe3-phy.c | ||
pipe3-phy.h | ||
reset.c | ||
sata.c | ||
timer.c | ||
u-boot-spl.lds | ||
utils.c | ||
vc.c |