mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-10-27 16:33:48 +00:00
c72dd8eab1
This adds infomation of bits for module control register. This is used to control modules on ARM R-Car SoCs. Signed-off-by: Hisashi Nakamura <hisashi.nakamura.ak@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
35 lines
860 B
C
35 lines
860 B
C
/*
|
|
* arch/arm/include/asm/arch-rmobile/r8a7790.h
|
|
*
|
|
* Copyright (C) 2013,2014 Renesas Electronics Corporation
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_R8A7790_H
|
|
#define __ASM_ARCH_R8A7790_H
|
|
|
|
#include "rcar-base.h"
|
|
|
|
/* SH-I2C */
|
|
#define CONFIG_SYS_I2C_SH_BASE2 0xE6520000
|
|
#define CONFIG_SYS_I2C_SH_BASE3 0xE60B0000
|
|
|
|
/* Module stop control/status register bits */
|
|
#define MSTP0_BITS 0x00640801
|
|
#define MSTP1_BITS 0xDB6E9BDF
|
|
#define MSTP2_BITS 0x300DA1FC
|
|
#define MSTP3_BITS 0xF08CF831
|
|
#define MSTP4_BITS 0x80000184
|
|
#define MSTP5_BITS 0x44C00046
|
|
#define MSTP7_BITS 0x07F30718
|
|
#define MSTP8_BITS 0x01F0FF84
|
|
#define MSTP9_BITS 0xF5979FCF
|
|
#define MSTP10_BITS 0xFFFEFFE0
|
|
#define MSTP11_BITS 0x00000000
|
|
|
|
#define R8A7790_CUT_ES2X 2
|
|
#define IS_R8A7790_ES2() \
|
|
(rmobile_get_cpu_rev_integer() == R8A7790_CUT_ES2X)
|
|
|
|
#endif /* __ASM_ARCH_R8A7790_H */
|