mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 02:51:00 +00:00
35b65dd8ef
Historically, the reset_cpu() function had an `addr` parameter which was meant to pass in an address of the reset vector location, where the CPU should reset to. This feature is no longer used anywhere in U-Boot as all reset_cpu() implementations now ignore the passed value. Generic code has been added which always calls reset_cpu() with `0` which means this feature can no longer be used easily anyway. Over time, many implementations seem to have "misunderstood" the existence of this parameter as a way to customize/parameterize the reset (e.g. COLD vs WARM resets). As this is not properly supported, the code will almost always not do what it is intended to (because all call-sites just call reset_cpu() with 0). To avoid confusion and to clean up the codebase from unused left-overs of the past, remove the `addr` parameter entirely. Code which intends to support different kinds of resets should be rewritten as a sysreset driver instead. This transformation was done with the following coccinelle patch: @@ expression argvalue; @@ - reset_cpu(argvalue) + reset_cpu() @@ identifier argname; type argtype; @@ - reset_cpu(argtype argname) + reset_cpu(void) { ... } Signed-off-by: Harald Seiler <hws@denx.de> Reviewed-by: Simon Glass <sjg@chromium.org>
167 lines
3.5 KiB
C
167 lines
3.5 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Board init file for Dragonboard 820C
|
|
*
|
|
* (C) Copyright 2017 Jorge Ramirez-Ortiz <jorge.ramirez-ortiz@linaro.org>
|
|
*/
|
|
|
|
#include <cpu_func.h>
|
|
#include <init.h>
|
|
#include <asm/arch/sysmap-apq8096.h>
|
|
#include <env.h>
|
|
#include <asm/cache.h>
|
|
#include <asm/global_data.h>
|
|
#include <linux/arm-smccc.h>
|
|
#include <linux/psci.h>
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <asm/io.h>
|
|
#include <linux/bitops.h>
|
|
#include <asm/psci.h>
|
|
#include <asm/gpio.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int dram_init(void)
|
|
{
|
|
gd->ram_size = PHYS_SDRAM_SIZE;
|
|
|
|
return 0;
|
|
}
|
|
|
|
int dram_init_banksize(void)
|
|
{
|
|
gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
|
|
gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
|
|
|
|
gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
|
|
gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void sdhci_power_init(void)
|
|
{
|
|
const u32 TLMM_PULL_MASK = 0x3;
|
|
const u32 TLMM_HDRV_MASK = 0x7;
|
|
|
|
struct tlmm_cfg {
|
|
u32 bit; /* bit in the register */
|
|
u8 mask; /* mask clk/dat/cmd control */
|
|
u8 val;
|
|
};
|
|
|
|
/* bit offsets in the sdc tlmm register */
|
|
enum { SDC1_DATA_HDRV = 0,
|
|
SDC1_CMD_HDRV = 3,
|
|
SDC1_CLK_HDRV = 6,
|
|
SDC1_DATA_PULL = 9,
|
|
SDC1_CMD_PULL = 11,
|
|
SDC1_CLK_PULL = 13,
|
|
SDC1_RCLK_PULL = 15,
|
|
};
|
|
|
|
enum { TLMM_PULL_DOWN = 0x1,
|
|
TLMM_PULL_UP = 0x3,
|
|
TLMM_NO_PULL = 0x0,
|
|
};
|
|
|
|
enum { TLMM_CUR_VAL_10MA = 0x04,
|
|
TLMM_CUR_VAL_16MA = 0x07,
|
|
};
|
|
int i;
|
|
|
|
/* drive strength configs for sdhc pins */
|
|
const struct tlmm_cfg hdrv[] = {
|
|
|
|
{ SDC1_CLK_HDRV, TLMM_CUR_VAL_16MA, TLMM_HDRV_MASK, },
|
|
{ SDC1_CMD_HDRV, TLMM_CUR_VAL_10MA, TLMM_HDRV_MASK, },
|
|
{ SDC1_DATA_HDRV, TLMM_CUR_VAL_10MA, TLMM_HDRV_MASK, },
|
|
};
|
|
|
|
/* pull configs for sdhc pins */
|
|
const struct tlmm_cfg pull[] = {
|
|
|
|
{ SDC1_CLK_PULL, TLMM_NO_PULL, TLMM_PULL_MASK, },
|
|
{ SDC1_CMD_PULL, TLMM_PULL_UP, TLMM_PULL_MASK, },
|
|
{ SDC1_DATA_PULL, TLMM_PULL_UP, TLMM_PULL_MASK, },
|
|
};
|
|
|
|
const struct tlmm_cfg rclk[] = {
|
|
|
|
{ SDC1_RCLK_PULL, TLMM_PULL_DOWN, TLMM_PULL_MASK,},
|
|
};
|
|
|
|
for (i = 0; i < ARRAY_SIZE(hdrv); i++)
|
|
clrsetbits_le32(SDC1_HDRV_PULL_CTL_REG,
|
|
hdrv[i].mask << hdrv[i].bit,
|
|
hdrv[i].val << hdrv[i].bit);
|
|
|
|
for (i = 0; i < ARRAY_SIZE(pull); i++)
|
|
clrsetbits_le32(SDC1_HDRV_PULL_CTL_REG,
|
|
pull[i].mask << pull[i].bit,
|
|
pull[i].val << pull[i].bit);
|
|
|
|
for (i = 0; i < ARRAY_SIZE(rclk); i++)
|
|
clrsetbits_le32(SDC1_HDRV_PULL_CTL_REG,
|
|
rclk[i].mask << rclk[i].bit,
|
|
rclk[i].val << rclk[i].bit);
|
|
}
|
|
|
|
static void show_psci_version(void)
|
|
{
|
|
struct arm_smccc_res res;
|
|
|
|
arm_smccc_smc(ARM_PSCI_0_2_FN_PSCI_VERSION, 0, 0, 0, 0, 0, 0, 0, &res);
|
|
|
|
printf("PSCI: v%ld.%ld\n",
|
|
PSCI_VERSION_MAJOR(res.a0),
|
|
PSCI_VERSION_MINOR(res.a0));
|
|
}
|
|
|
|
int board_init(void)
|
|
{
|
|
sdhci_power_init();
|
|
show_psci_version();
|
|
|
|
return 0;
|
|
}
|
|
|
|
void reset_cpu(void)
|
|
{
|
|
psci_system_reset();
|
|
}
|
|
|
|
/* Check for vol- button - if pressed - stop autoboot */
|
|
int misc_init_r(void)
|
|
{
|
|
struct udevice *pon;
|
|
struct gpio_desc resin;
|
|
int node, ret;
|
|
|
|
ret = uclass_get_device_by_name(UCLASS_GPIO, "pm8994_pon@800", &pon);
|
|
if (ret < 0) {
|
|
printf("Failed to find PMIC pon node. Check device tree\n");
|
|
return 0;
|
|
}
|
|
|
|
node = fdt_subnode_offset(gd->fdt_blob, dev_of_offset(pon),
|
|
"key_vol_down");
|
|
if (node < 0) {
|
|
printf("Failed to find key_vol_down node. Check device tree\n");
|
|
return 0;
|
|
}
|
|
|
|
if (gpio_request_by_name_nodev(offset_to_ofnode(node), "gpios", 0,
|
|
&resin, 0)) {
|
|
printf("Failed to request key_vol_down button.\n");
|
|
return 0;
|
|
}
|
|
|
|
if (dm_gpio_get_value(&resin)) {
|
|
env_set("bootdelay", "-1");
|
|
printf("Power button pressed - dropping to console.\n");
|
|
}
|
|
|
|
return 0;
|
|
}
|