mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 02:08:38 +00:00
c40d612b1a
Drop CONFIG_LPUART_32B_REG. Move the register structure to a common file include/fsl_lpuart.h Define lpuart_serial_platdata structure which includes the reg base and flags. For 32Bit register access, use lpuart_read32/lpuart_write32 which handles big/little endian. For 8Bit register access, still use the orignal code. Signed-off-by: Peng Fan <peng.fan@nxp.com> Reviewed-by : Stefano Babic <sbabic@denx.de> Cc: Bhuvanchandra DV <bhuvanchandra.dv@toradex.com> Cc: York Sun <york.sun@nxp.com> Cc: Shaohui Xie <Shaohui.Xie@nxp.com> Cc: Alison Wang <b18965@freescale.com>
29 lines
518 B
C
29 lines
518 B
C
/*
|
|
* Copyright 2013 Freescale Semiconductor, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_CLOCK_H
|
|
#define __ASM_ARCH_CLOCK_H
|
|
|
|
#include <common.h>
|
|
|
|
enum mxc_clock {
|
|
MXC_ARM_CLK = 0,
|
|
MXC_BUS_CLK,
|
|
MXC_IPG_CLK,
|
|
MXC_UART_CLK,
|
|
MXC_ESDHC_CLK,
|
|
MXC_FEC_CLK,
|
|
MXC_I2C_CLK,
|
|
MXC_DSPI_CLK,
|
|
};
|
|
|
|
void enable_ocotp_clk(unsigned char enable);
|
|
unsigned int mxc_get_clock(enum mxc_clock clk);
|
|
u32 get_lpuart_clk(void);
|
|
|
|
#define imx_get_fecclk() mxc_get_clock(MXC_FEC_CLK)
|
|
|
|
#endif /* __ASM_ARCH_CLOCK_H */
|