mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-27 15:12:21 +00:00
a56fd949a5
To keep the DTS and DTSI files clean and in sync with Linux, new u-boot.dtsi files are added. There are some spacing issues in the patch, but they appear to be present in the Linux source files. I'll try to get to fixing them there, and do a future re-sync at a later date. Signed-off-by: Adam Ford <aford173@gmail.com> Tested-by: Derald D. Woods <woods.technical@gmail.com>
128 lines
3 KiB
Text
128 lines
3 KiB
Text
/*
|
|
* Device Tree Source for OMAP3 clock data
|
|
*
|
|
* Copyright (C) 2013 Texas Instruments, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
&scm_clocks {
|
|
emac_ick: emac_ick@32c {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,am35xx-gate-clock";
|
|
clocks = <&ipss_ick>;
|
|
reg = <0x032c>;
|
|
ti,bit-shift = <1>;
|
|
};
|
|
|
|
emac_fck: emac_fck@32c {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,gate-clock";
|
|
clocks = <&rmii_ck>;
|
|
reg = <0x032c>;
|
|
ti,bit-shift = <9>;
|
|
};
|
|
|
|
vpfe_ick: vpfe_ick@32c {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,am35xx-gate-clock";
|
|
clocks = <&ipss_ick>;
|
|
reg = <0x032c>;
|
|
ti,bit-shift = <2>;
|
|
};
|
|
|
|
vpfe_fck: vpfe_fck@32c {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,gate-clock";
|
|
clocks = <&pclk_ck>;
|
|
reg = <0x032c>;
|
|
ti,bit-shift = <10>;
|
|
};
|
|
|
|
hsotgusb_ick_am35xx: hsotgusb_ick_am35xx@32c {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,am35xx-gate-clock";
|
|
clocks = <&ipss_ick>;
|
|
reg = <0x032c>;
|
|
ti,bit-shift = <0>;
|
|
};
|
|
|
|
hsotgusb_fck_am35xx: hsotgusb_fck_am35xx@32c {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,gate-clock";
|
|
clocks = <&sys_ck>;
|
|
reg = <0x032c>;
|
|
ti,bit-shift = <8>;
|
|
};
|
|
|
|
hecc_ck: hecc_ck@32c {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,am35xx-gate-clock";
|
|
clocks = <&sys_ck>;
|
|
reg = <0x032c>;
|
|
ti,bit-shift = <3>;
|
|
};
|
|
};
|
|
&cm_clocks {
|
|
ipss_ick: ipss_ick@a10 {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,am35xx-interface-clock";
|
|
clocks = <&core_l3_ick>;
|
|
reg = <0x0a10>;
|
|
ti,bit-shift = <4>;
|
|
};
|
|
|
|
rmii_ck: rmii_ck {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <50000000>;
|
|
};
|
|
|
|
pclk_ck: pclk_ck {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <27000000>;
|
|
};
|
|
|
|
uart4_ick_am35xx: uart4_ick_am35xx@a10 {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,omap3-interface-clock";
|
|
clocks = <&core_l4_ick>;
|
|
reg = <0x0a10>;
|
|
ti,bit-shift = <23>;
|
|
};
|
|
|
|
uart4_fck_am35xx: uart4_fck_am35xx@a00 {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,wait-gate-clock";
|
|
clocks = <&core_48m_fck>;
|
|
reg = <0x0a00>;
|
|
ti,bit-shift = <23>;
|
|
};
|
|
};
|
|
|
|
&cm_clockdomains {
|
|
core_l3_clkdm: core_l3_clkdm {
|
|
compatible = "ti,clockdomain";
|
|
clocks = <&sdrc_ick>, <&ipss_ick>, <&emac_ick>, <&vpfe_ick>,
|
|
<&hsotgusb_ick_am35xx>, <&hsotgusb_fck_am35xx>,
|
|
<&hecc_ck>;
|
|
};
|
|
|
|
core_l4_clkdm: core_l4_clkdm {
|
|
compatible = "ti,clockdomain";
|
|
clocks = <&cpefuse_fck>, <&ts_fck>, <&usbtll_fck>,
|
|
<&usbtll_ick>, <&mmchs3_ick>, <&mmchs3_fck>,
|
|
<&mmchs2_fck>, <&mmchs1_fck>, <&i2c3_fck>, <&i2c2_fck>,
|
|
<&i2c1_fck>, <&mcspi4_fck>, <&mcspi3_fck>,
|
|
<&mcspi2_fck>, <&mcspi1_fck>, <&uart2_fck>,
|
|
<&uart1_fck>, <&hdq_fck>, <&mmchs2_ick>, <&mmchs1_ick>,
|
|
<&hdq_ick>, <&mcspi4_ick>, <&mcspi3_ick>,
|
|
<&mcspi2_ick>, <&mcspi1_ick>, <&i2c3_ick>, <&i2c2_ick>,
|
|
<&i2c1_ick>, <&uart2_ick>, <&uart1_ick>, <&gpt11_ick>,
|
|
<&gpt10_ick>, <&mcbsp5_ick>, <&mcbsp1_ick>,
|
|
<&omapctrl_ick>, <&aes2_ick>, <&sha12_ick>,
|
|
<&uart4_ick_am35xx>, <&uart4_fck_am35xx>;
|
|
};
|
|
};
|