u-boot/arch/riscv/dts
Tom Rini 6d0453d889 Prepare v2021.07-rc5
-----BEGIN PGP SIGNATURE-----
 
 iQGzBAABCgAdFiEEGjx/cOCPqxcHgJu/FHw5/5Y0tywFAmDaJXgACgkQFHw5/5Y0
 tyySmwwAkW7GVAv+bXSd+8u1IsScl0QrSCoBdfHpdMcAME3gZmXqxClxskfbYJR/
 3IByQFlsn7j8HruR/49+etk0i0Pc4HNfynTLuAy+77/lh+h3Pnru/VPBhQqR7KW0
 NN5STn91QWLl74vRmx5wmEfSMhg7LTE1US8Rh6UXAd2dAiPd+hUawIR9D0Pq5Gzm
 nn7HvamDYspFUgSYYl8h1RtRQ9VqAFpnnPphpLkvX6323uCQwccXu5pnj1fLfGfj
 iO2Q+bDcwpEdUosox/LM1BdMoaSA+opOjk/e72y9V84+Jk6D+Jn5zQEpF5TJnTyI
 Yi2+NuJWS5xFWk1dnJrbGt0HpWM2oO12dZZ7eYy/FdsPJiWAS0ppRuxHVb868vjD
 ulca7acFPUjGyo3vBw1S0iVmPCBFGHBoyg3QLrUHYbpISeBeoa2w2cDxQl90ahw/
 TgRx+yutKfwkBPfILwDylNOgCGRwvLfroRyMEMiQ3gTSOCBmBX/yMv1k8tb9ZvPZ
 /WVsK6dw
 =F7x1
 -----END PGP SIGNATURE-----

Merge tag 'v2021.07-rc5' into next

Prepare v2021.07-rc5

# gpg: Signature made Mon 28 Jun 2021 03:39:36 PM EDT
# gpg:                using RSA key 1A3C7F70E08FAB1707809BBF147C39FF9634B72C
# gpg: Good signature from "Thomas Rini <trini@konsulko.com>" [ultimate]

# Conflicts:
#	configs/am64x_evm_r5_defconfig
2021-06-28 16:22:13 -04:00
..
ae350-u-boot.dtsi riscv: ae350: dts: Add missing "u-boot, dm-spl" for SPL config 2021-06-17 09:39:08 +08:00
ae350_32.dts riscv: ae350: dts: Add missing "u-boot, dm-spl" for SPL config 2021-06-17 09:39:08 +08:00
ae350_64.dts riscv: ae350: dts: Add missing "u-boot, dm-spl" for SPL config 2021-06-17 09:39:08 +08:00
binman.dtsi riscv: qemu: Switch to use binman to generate u-boot.itb 2021-05-19 17:01:51 +08:00
fu540-c000-u-boot.dtsi riscv: fu540: dts: Correct reg size of clint node 2020-10-26 10:01:37 +08:00
fu540-c000.dtsi riscv: dts: sifive: Sync hifive-unleashed-a00 dts from linux 2020-06-04 09:44:09 +08:00
fu540-hifive-unleashed-a00-ddr.dtsi sifive: dts: fu540: Add DDR controller and phy register settings 2020-06-04 09:44:08 +08:00
fu740-c000-u-boot.dtsi riscv: dts: add fu740 support 2021-05-31 16:35:54 +08:00
fu740-c000.dtsi riscv: dts: add fu740 support 2021-05-31 16:35:54 +08:00
fu740-hifive-unmatched-a00-ddr.dtsi riscv: dts: add SiFive Unmatched board support 2021-05-31 16:35:54 +08:00
hifive-unleashed-a00-u-boot.dtsi riscv: sifive: unleashed: Switch to use binman to generate u-boot.itb 2021-05-19 17:01:50 +08:00
hifive-unleashed-a00.dts riscv: dts: sifive: Sync hifive-unleashed-a00 dts from linux 2020-06-04 09:44:09 +08:00
hifive-unmatched-a00-u-boot.dtsi riscv: dts: add SiFive Unmatched board support 2021-05-31 16:35:54 +08:00
hifive-unmatched-a00.dts riscv: dts: add SiFive Unmatched board support 2021-05-31 16:35:54 +08:00
k210-maix-bit.dts riscv: k210: Enable QSPI for spi3 2021-02-25 18:06:08 +08:00
k210.dtsi k210: dts: Set PLL1 to the same rate as PLL0 2021-06-17 09:40:58 +08:00
Makefile riscv: dts: add SiFive Unmatched board support 2021-05-31 16:35:54 +08:00
microchip-mpfs-icicle-kit-u-boot.dtsi riscv: dts: Add device tree for Microchip Icicle Kit 2021-01-18 11:06:38 +08:00
microchip-mpfs-icicle-kit.dts riscv: dts: mpfs-icicle-kit: Drop 'clock-frequency' in the uart nodes 2021-04-08 15:37:30 +08:00
qemu-virt.dts riscv: qemu: Switch to use binman to generate u-boot.itb 2021-05-19 17:01:51 +08:00