mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 02:38:56 +00:00
2d648e6982
Copy the devicetree source for the A83T SoC and all existing boards from the Linux v5.18-rc1 tag. To maintain ABI compatibility with existing LTS kernels, one change moving some IP blocks to the r_intc interrupt controller is excluded. This effectively reverts Linux commits 994e5818392c and 9fdef3c3d8c2. As with the other SoCs, updates of note include adding detection GPIO properties in the USB PHY nodes. Signed-off-by: Samuel Holland <samuel@sholland.org>
407 lines
9.1 KiB
Text
407 lines
9.1 KiB
Text
/*
|
|
* Copyright 2017 Chen-Yu Tsai
|
|
*
|
|
* Chen-Yu Tsai <wens@csie.org>
|
|
*
|
|
* This file is dual-licensed: you can use it either under the terms
|
|
* of the GPL or the X11 license, at your option. Note that this dual
|
|
* licensing only applies to this file, and not this project as a
|
|
* whole.
|
|
*
|
|
* a) This file is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of the
|
|
* License, or (at your option) any later version.
|
|
*
|
|
* This file is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* Or, alternatively,
|
|
*
|
|
* b) Permission is hereby granted, free of charge, to any person
|
|
* obtaining a copy of this software and associated documentation
|
|
* files (the "Software"), to deal in the Software without
|
|
* restriction, including without limitation the rights to use,
|
|
* copy, modify, merge, publish, distribute, sublicense, and/or
|
|
* sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following
|
|
* conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be
|
|
* included in all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
|
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
|
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
|
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "sun8i-a83t.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
/ {
|
|
model = "Banana Pi BPI-M3";
|
|
compatible = "sinovoip,bpi-m3", "allwinner,sun8i-a83t";
|
|
|
|
aliases {
|
|
ethernet0 = &emac;
|
|
serial0 = &uart0;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
connector {
|
|
compatible = "hdmi-connector";
|
|
type = "a";
|
|
|
|
port {
|
|
hdmi_con_in: endpoint {
|
|
remote-endpoint = <&hdmi_out_con>;
|
|
};
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
led-0 {
|
|
label = "bananapi-m3:blue:usr";
|
|
gpios = <&axp_gpio 1 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
led-1 {
|
|
label = "bananapi-m3:green:usr";
|
|
gpios = <&axp_gpio 0 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
reg_usb1_vbus: reg-usb1-vbus {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "usb1-vbus";
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
regulator-boot-on;
|
|
enable-active-high;
|
|
gpio = <&pio 3 24 GPIO_ACTIVE_HIGH>; /* PD24 */
|
|
};
|
|
|
|
wifi_pwrseq: wifi_pwrseq {
|
|
compatible = "mmc-pwrseq-simple";
|
|
clocks = <&ac100_rtc 1>;
|
|
clock-names = "ext_clock";
|
|
/* The WiFi low power clock must be 32768 Hz */
|
|
assigned-clocks = <&ac100_rtc 1>;
|
|
assigned-clock-rates = <32768>;
|
|
/* enables internal regulator and de-asserts reset */
|
|
reset-gpios = <&r_pio 0 2 GPIO_ACTIVE_LOW>; /* PL2 WL-PMU-EN */
|
|
};
|
|
};
|
|
|
|
&cpu0 {
|
|
cpu-supply = <®_dcdc2>;
|
|
};
|
|
|
|
&cpu100 {
|
|
cpu-supply = <®_dcdc3>;
|
|
};
|
|
|
|
&de {
|
|
status = "okay";
|
|
};
|
|
|
|
&ehci0 {
|
|
/* Terminus Tech FE 1.1s 4-port USB 2.0 hub here */
|
|
status = "okay";
|
|
|
|
/* TODO GL830 USB-to-SATA bridge downstream w/ GPIO power controls */
|
|
};
|
|
|
|
&emac {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&emac_rgmii_pins>;
|
|
phy-supply = <®_sw>;
|
|
phy-handle = <&rgmii_phy>;
|
|
phy-mode = "rgmii-id";
|
|
allwinner,rx-delay-ps = <700>;
|
|
allwinner,tx-delay-ps = <700>;
|
|
status = "okay";
|
|
};
|
|
|
|
&hdmi {
|
|
status = "okay";
|
|
};
|
|
|
|
&hdmi_out {
|
|
hdmi_out_con: endpoint {
|
|
remote-endpoint = <&hdmi_con_in>;
|
|
};
|
|
};
|
|
|
|
&mdio {
|
|
rgmii_phy: ethernet-phy@1 {
|
|
compatible = "ethernet-phy-ieee802.3-c22";
|
|
reg = <1>;
|
|
};
|
|
};
|
|
|
|
&mmc0 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&mmc0_pins>;
|
|
vmmc-supply = <®_dcdc1>;
|
|
bus-width = <4>;
|
|
cd-gpios = <&pio 5 6 GPIO_ACTIVE_LOW>; /* PF6 */
|
|
status = "okay";
|
|
};
|
|
|
|
&mmc1 {
|
|
vmmc-supply = <®_dldo1>;
|
|
vqmmc-supply = <®_dldo1>;
|
|
mmc-pwrseq = <&wifi_pwrseq>;
|
|
bus-width = <4>;
|
|
non-removable;
|
|
status = "okay";
|
|
|
|
brcmf: wifi@1 {
|
|
reg = <1>;
|
|
compatible = "brcm,bcm4329-fmac";
|
|
interrupt-parent = <&r_pio>;
|
|
interrupts = <0 3 IRQ_TYPE_LEVEL_LOW>;
|
|
interrupt-names = "host-wake";
|
|
};
|
|
};
|
|
|
|
&mmc2 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&mmc2_8bit_emmc_pins>;
|
|
vmmc-supply = <®_dcdc1>;
|
|
vqmmc-supply = <®_dcdc1>;
|
|
bus-width = <8>;
|
|
non-removable;
|
|
cap-mmc-hw-reset;
|
|
status = "okay";
|
|
};
|
|
|
|
&r_cir {
|
|
clock-frequency = <3000000>;
|
|
status = "okay";
|
|
};
|
|
|
|
&r_rsb {
|
|
status = "okay";
|
|
|
|
axp81x: pmic@3a3 {
|
|
compatible = "x-powers,axp813";
|
|
reg = <0x3a3>;
|
|
interrupt-parent = <&r_intc>;
|
|
interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
|
|
eldoin-supply = <®_dcdc1>;
|
|
fldoin-supply = <®_dcdc5>;
|
|
swin-supply = <®_dcdc1>;
|
|
x-powers,drive-vbus-en;
|
|
};
|
|
|
|
ac100: codec@e89 {
|
|
compatible = "x-powers,ac100";
|
|
reg = <0xe89>;
|
|
|
|
ac100_codec: codec {
|
|
compatible = "x-powers,ac100-codec";
|
|
interrupt-parent = <&r_pio>;
|
|
interrupts = <0 11 IRQ_TYPE_LEVEL_LOW>; /* PL11 */
|
|
#clock-cells = <0>;
|
|
clock-output-names = "4M_adda";
|
|
};
|
|
|
|
ac100_rtc: rtc {
|
|
compatible = "x-powers,ac100-rtc";
|
|
interrupt-parent = <&r_intc>;
|
|
interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
|
|
clocks = <&ac100_codec>;
|
|
#clock-cells = <1>;
|
|
clock-output-names = "cko1_rtc",
|
|
"cko2_rtc",
|
|
"cko3_rtc";
|
|
};
|
|
};
|
|
};
|
|
|
|
#include "axp81x.dtsi"
|
|
|
|
&ac_power_supply {
|
|
status = "okay";
|
|
};
|
|
|
|
&battery_power_supply {
|
|
status = "okay";
|
|
};
|
|
|
|
®_aldo1 {
|
|
regulator-always-on;
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-name = "vcc-1v8";
|
|
};
|
|
|
|
®_aldo2 {
|
|
regulator-always-on;
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-name = "dram-pll";
|
|
};
|
|
|
|
®_aldo3 {
|
|
regulator-always-on;
|
|
regulator-min-microvolt = <3000000>;
|
|
regulator-max-microvolt = <3000000>;
|
|
regulator-name = "avcc";
|
|
};
|
|
|
|
®_dcdc1 {
|
|
/* schematics says 3.1V but FEX file says 3.3V */
|
|
regulator-always-on;
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-name = "vcc-3v3";
|
|
};
|
|
|
|
®_dcdc2 {
|
|
regulator-always-on;
|
|
regulator-min-microvolt = <700000>;
|
|
regulator-max-microvolt = <1100000>;
|
|
regulator-name = "vdd-cpua";
|
|
};
|
|
|
|
®_dcdc3 {
|
|
regulator-always-on;
|
|
regulator-min-microvolt = <700000>;
|
|
regulator-max-microvolt = <1100000>;
|
|
regulator-name = "vdd-cpub";
|
|
};
|
|
|
|
®_dcdc4 {
|
|
regulator-min-microvolt = <700000>;
|
|
regulator-max-microvolt = <1100000>;
|
|
regulator-name = "vdd-gpu";
|
|
};
|
|
|
|
®_dcdc5 {
|
|
regulator-always-on;
|
|
regulator-min-microvolt = <1200000>;
|
|
regulator-max-microvolt = <1200000>;
|
|
regulator-name = "vcc-dram";
|
|
};
|
|
|
|
®_dcdc6 {
|
|
regulator-always-on;
|
|
regulator-min-microvolt = <900000>;
|
|
regulator-max-microvolt = <900000>;
|
|
regulator-name = "vdd-sys";
|
|
};
|
|
|
|
®_dldo1 {
|
|
/*
|
|
* This powers both the WiFi/BT module's main power, I/O supply,
|
|
* and external pull-ups on all the data lines. It should be set
|
|
* to the same voltage as the I/O supply (DCDC1 in this case) to
|
|
* avoid any leakage or mismatch.
|
|
*/
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-name = "vcc-wifi";
|
|
};
|
|
|
|
®_dldo3 {
|
|
regulator-always-on;
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-name = "vcc-pd";
|
|
};
|
|
|
|
®_drivevbus {
|
|
regulator-name = "usb0-vbus";
|
|
status = "okay";
|
|
};
|
|
|
|
®_fldo1 {
|
|
regulator-min-microvolt = <1080000>;
|
|
regulator-max-microvolt = <1320000>;
|
|
regulator-name = "vdd12-hsic";
|
|
};
|
|
|
|
®_fldo2 {
|
|
/*
|
|
* Despite the embedded CPUs core not being used in any way,
|
|
* this must remain on or the system will hang.
|
|
*/
|
|
regulator-always-on;
|
|
regulator-min-microvolt = <700000>;
|
|
regulator-max-microvolt = <1100000>;
|
|
regulator-name = "vdd-cpus";
|
|
};
|
|
|
|
®_rtc_ldo {
|
|
regulator-name = "vcc-rtc";
|
|
};
|
|
|
|
®_sw {
|
|
/*
|
|
* The PHY requires 20ms after all voltages
|
|
* are applied until core logic is ready and
|
|
* 30ms after the reset pin is de-asserted.
|
|
* Set a 100ms delay to account for PMIC
|
|
* ramp time and board traces.
|
|
*/
|
|
regulator-enable-ramp-delay = <100000>;
|
|
regulator-name = "vcc-ephy";
|
|
};
|
|
|
|
&uart0 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&uart0_pb_pins>;
|
|
status = "okay";
|
|
};
|
|
|
|
&uart1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&uart1_pins>, <&uart1_rts_cts_pins>;
|
|
uart-has-rtscts;
|
|
status = "okay";
|
|
|
|
bluetooth {
|
|
compatible = "brcm,bcm43438-bt";
|
|
clocks = <&ac100_rtc 1>;
|
|
clock-names = "lpo";
|
|
vbat-supply = <®_dldo1>;
|
|
vddio-supply = <®_dldo1>;
|
|
device-wakeup-gpios = <&pio 7 9 GPIO_ACTIVE_HIGH>; /* PH9 */
|
|
host-wakeup-gpios = <&r_pio 0 5 GPIO_ACTIVE_HIGH>; /* PL5 */
|
|
shutdown-gpios = <&r_pio 0 4 GPIO_ACTIVE_HIGH>; /* PL4 */
|
|
};
|
|
};
|
|
|
|
&usb_otg {
|
|
dr_mode = "otg";
|
|
status = "okay";
|
|
};
|
|
|
|
&usb_power_supply {
|
|
status = "okay";
|
|
};
|
|
|
|
&usbphy {
|
|
usb0_id_det-gpios = <&pio 7 11 GPIO_ACTIVE_HIGH>; /* PH11 */
|
|
usb0_vbus_power-supply = <&usb_power_supply>;
|
|
usb0_vbus-supply = <®_drivevbus>;
|
|
usb1_vbus-supply = <®_usb1_vbus>;
|
|
status = "okay";
|
|
};
|